estwings57 / HMC-MACLinks
Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube
☆12Updated 8 years ago
Alternatives and similar repositories for HMC-MAC
Users that are interested in HMC-MAC are comparing it to the libraries listed below
Sorting:
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 7 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- Heterogenous ML accelerator☆20Updated 8 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Fibertree emulator☆16Updated last year
- ☆19Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 9 months ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- mRNA☆25Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated last week
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- ☆29Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆24Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆13Updated 6 years ago
- PIMeval simulator and PIMbench suite☆42Updated last month