estwings57 / HMC-MACLinks
Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube
☆12Updated 8 years ago
Alternatives and similar repositories for HMC-MAC
Users that are interested in HMC-MAC are comparing it to the libraries listed below
Sorting:
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 4 months ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated 10 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- ☆24Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆15Updated last year
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆39Updated 2 years ago
- ☆16Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆29Updated 3 years ago
- Fibertree emulator☆14Updated 11 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 6 months ago
- ☆25Updated last year
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- ☆13Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago