estwings57 / HMC-MAC
Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube
☆11Updated 8 years ago
Alternatives and similar repositories for HMC-MAC:
Users that are interested in HMC-MAC are comparing it to the libraries listed below
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- NeuraChip Accelerator Simulator☆11Updated 10 months ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 2 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 6 months ago
- Heterogenous ML accelerator☆17Updated 5 months ago
- ☆16Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆13Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆33Updated 2 years ago
- ☆23Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆25Updated 3 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆11Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆25Updated 10 months ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- ☆34Updated 3 years ago