estwings57 / HMC-MACLinks
Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube
☆12Updated 8 years ago
Alternatives and similar repositories for HMC-MAC
Users that are interested in HMC-MAC are comparing it to the libraries listed below
Sorting:
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 2 weeks ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- NeuraChip Accelerator Simulator☆12Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 6 months ago
- Heterogenous ML accelerator☆18Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 9 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆13Updated 5 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆26Updated 3 years ago
- ☆16Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆25Updated last year
- Processing in Memory Emulation☆20Updated 2 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 5 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- ☆24Updated 4 years ago
- ☆10Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆17Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago