fgr1986 / vlsi_memristor_compact_modelLinks
Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settling to its current-voltage relationship.
☆46Updated 6 years ago
Alternatives and similar repositories for vlsi_memristor_compact_model
Users that are interested in vlsi_memristor_compact_model are comparing it to the libraries listed below
Sorting:
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆128Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆75Updated 3 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- Fully opensource spiking neural network accelerator☆162Updated 2 years ago
- ☆53Updated last year
- Verilog and Python drivers and APIs for Neurram 48-core chip☆42Updated 3 years ago
- ☆29Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 8 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆213Updated 6 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Updated 3 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆61Updated 9 months ago
- ☆16Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆36Updated 7 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago
- Quantized training method for RRAM-based systems.☆12Updated 7 years ago