fgr1986 / vlsi_memristor_compact_modelView external linksLinks
Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settling to its current-voltage relationship.
☆47Oct 31, 2019Updated 6 years ago
Alternatives and similar repositories for vlsi_memristor_compact_model
Users that are interested in vlsi_memristor_compact_model are comparing it to the libraries listed below
Sorting:
- Architecture for RRAM multilevel programming☆17Sep 6, 2018Updated 7 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆134May 1, 2019Updated 6 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- ReRAM implementation on CNN☆18Dec 30, 2018Updated 7 years ago
- Simulations using Brian for memristor-based neural networks using STDP learning☆27May 25, 2016Updated 9 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆33Feb 6, 2023Updated 3 years ago
- Python implementations and simulations of HP Labs Ion Drift and Yakopcic memristor models.☆34Apr 27, 2023Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆225Nov 3, 2021Updated 4 years ago
- Digilent Waveforms AD2 SDK Java Implementation☆17Jul 21, 2021Updated 4 years ago
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆24Apr 4, 2024Updated last year
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Sep 9, 2025Updated 5 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆195Nov 27, 2024Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆78Oct 10, 2022Updated 3 years ago
- 3D-ICE Official github repository☆30Dec 5, 2025Updated 2 months ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 6 years ago
- memristor 1T1R array based CNN and ConvLSTM☆70Jul 9, 2019Updated 6 years ago
- Memristor Reinforcement Learning☆27Mar 19, 2019Updated 6 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆195Mar 26, 2025Updated 10 months ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆31Aug 9, 2023Updated 2 years ago
- Library for diffusion trajectory analysis☆11May 4, 2017Updated 8 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆14Jun 19, 2023Updated 2 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆180May 13, 2024Updated last year
- Metrics for spiking neural networks based on torchmetrics☆13Mar 27, 2023Updated 2 years ago
- An implementation of the NIST SP 800-90B tests, and related testing tools.☆18Updated this week
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 3, 2026Updated last week
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆16Mar 25, 2021Updated 4 years ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆23Jun 8, 2024Updated last year
- Verilog and Python drivers and APIs for Neurram 48-core chip☆44May 17, 2022Updated 3 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆30Feb 16, 2020Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago