fgr1986 / vlsi_memristor_compact_modelLinks
Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settling to its current-voltage relationship.
☆45Updated 5 years ago
Alternatives and similar repositories for vlsi_memristor_compact_model
Users that are interested in vlsi_memristor_compact_model are comparing it to the libraries listed below
Sorting:
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆121Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Modeling of memristors in LTSpise environment☆29Updated 7 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆48Updated last year
- ☆25Updated 2 years ago
- ReRAM implementation on CNN☆19Updated 6 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆37Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- sram/rram/mram.. compiler☆35Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 4 years ago
- ☆13Updated 3 years ago
- ☆9Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆27Updated 5 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- Fully opensource spiking neural network accelerator☆147Updated 2 years ago
- Memristor modeling artifacts (including a model for use with LTspice)☆15Updated 2 years ago