fgr1986 / vlsi_memristor_compact_model
Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settling to its current-voltage relationship.
☆40Updated 5 years ago
Alternatives and similar repositories for vlsi_memristor_compact_model:
Users that are interested in vlsi_memristor_compact_model are comparing it to the libraries listed below
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆114Updated 5 years ago
- sram/rram/mram.. compiler☆30Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆61Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆15Updated 3 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆21Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- SRAM☆21Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- ☆24Updated 2 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆161Updated 4 years ago