fgr1986 / vlsi_memristor_compact_modelLinks
Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settling to its current-voltage relationship.
☆46Updated 5 years ago
Alternatives and similar repositories for vlsi_memristor_compact_model
Users that are interested in vlsi_memristor_compact_model are comparing it to the libraries listed below
Sorting:
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆124Updated 6 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- ☆48Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- ☆26Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆193Updated 6 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Fully opensource spiking neural network accelerator☆154Updated 2 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 6 months ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆67Updated 3 weeks ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆40Updated 3 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆15Updated 3 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆184Updated 5 years ago
- SRAM☆23Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆77Updated 4 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- ☆92Updated 5 years ago