fgr1986 / vlsi_memristor_compact_model
Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settling to its current-voltage relationship.
☆38Updated 4 years ago
Related projects: ⓘ
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆18Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆102Updated 5 years ago
- sram/rram/mram.. compiler☆26Updated last year
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆28Updated 4 months ago
- This is a tutorial on standard digital design flow☆71Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆11Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- Quantized training method for RRAM-based systems.☆12Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- ☆21Updated 2 years ago
- SRAM☆19Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- ☆12Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- ☆19Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆26Updated 4 years ago
- ☆19Updated 2 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆14Updated 3 years ago
- Top-level repository for the ACT EDA flow☆22Updated this week
- Open source process design kit for 28nm open process☆38Updated 4 months ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆30Updated 2 years ago
- IC implementation of TPU☆84Updated 4 years ago