fgr1986 / vlsi_memristor_compact_modelLinks
Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settling to its current-voltage relationship.
☆45Updated 5 years ago
Alternatives and similar repositories for vlsi_memristor_compact_model
Users that are interested in vlsi_memristor_compact_model are comparing it to the libraries listed below
Sorting:
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆68Updated 2 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆123Updated 6 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- ☆25Updated 3 years ago
- Fully opensource spiking neural network accelerator☆152Updated 2 years ago
- sram/rram/mram.. compiler☆37Updated last year
- ☆47Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 4 months ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆59Updated 2 weeks ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆186Updated 6 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆38Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆90Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ReRAM implementation on CNN☆18Updated 6 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆169Updated 3 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- a Computing In Memory emULATOR framework☆13Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 4 years ago