AXLEproject / axle-zsim-nvmain
This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-volatile memory support.
☆25Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for axle-zsim-nvmain
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆42Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 10 months ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆71Updated 5 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆59Updated 7 years ago
- ☆60Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆185Updated last year
- ☆9Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆145Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- This is where gem5 based DRAM cache models live.☆14Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆68Updated 6 months ago
- ☆12Updated last year
- ☆25Updated last month
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆36Updated last month
- PUMA Compiler☆27Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- ☆53Updated 7 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆28Updated last year
- ☆66Updated 3 years ago