Alternatives and similar repositories for axle-zsim-nvmain:

Users that are interested in axle-zsim-nvmain are comparing it to the libraries listed below

• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆53Updated 3 years ago
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆76Updated 5 years ago
• cyjseagull / SHMA
  SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators
  ☆60Updated 7 years ago
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆67Updated 5 years ago
• CMU-SAFARI / IMPICA
  This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…
  ☆44Updated 7 years ago
• stanford-mast / zsim
  A fast and scalable x86-64 multicore simulator
  ☆31Updated 4 years ago
• tactcomplabs / gc64-hmcsim
  Hybrid Memory Cube Simulation & Research Infrastructure
  ☆16Updated last year
• miglopst / PIM_NDP_papers
  ☆66Updated 4 years ago
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆41Updated 7 years ago
• estwings57 / CasHMC
  CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube
  ☆20Updated 6 years ago
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆25Updated 3 months ago
• CMU-SAFARI / DAMOV
  DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…
  ☆81Updated last year
• jiwon-choe / Brown-SMCSim
  This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…
  ☆14Updated 4 years ago
• Systems-ShiftLab / PIMProf
  ☆9Updated 2 years ago
• CMUAbstract / POPT-CacheSim-HPCA21
  ☆18Updated 2 years ago
• CMU-SAFARI / ramulator-pim
  A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…
  ☆156Updated 2 years ago
• upmem / dpu_demo
  Examples of DPU programs using the UPMEM DPU SDK
  ☆40Updated last month
• jimstevens2001 / HybridSim
  Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory
  ☆17Updated 11 months ago
• vineodd / PIMSim
  PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.
  ☆195Updated last year
• darchr / dram-cache-model
  This is where gem5 based DRAM cache models live.
  ☆15Updated 2 years ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆44Updated 7 months ago
• mariobadr / synfull-isca
  Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour
  ☆13Updated 5 years ago
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆75Updated 10 months ago
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆51Updated 5 years ago
• agyaglikci / mcsima-plus
  ☆13Updated 10 years ago
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• CGCL-codes / HSCC
  HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…
  ☆54Updated 4 years ago
• SEAL-UCSB / NVmain
  NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories
  ☆81Updated 5 years ago
• GD06 / mpu-sim_distribution
  ☆14Updated last year
• Liu-Cheng / graph_accelerator
  Graph accelerator on FPGAs and ASICs
  ☆12Updated 6 years ago