AXLEproject / axle-zsim-nvmainLinks
This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-volatile memory support.
☆26Updated 10 years ago
Alternatives and similar repositories for axle-zsim-nvmain
Users that are interested in axle-zsim-nvmain are comparing it to the libraries listed below
Sorting:
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆211Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- ☆66Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 9 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆81Updated last month
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆85Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆90Updated 6 years ago
- ☆20Updated 2 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆188Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆162Updated last year
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- ☆11Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 5 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆63Updated 8 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- A pre-RTL, power-performance model for fixed-function accelerators☆181Updated last year
- A Cycle-level simulator for M2NDP☆32Updated 2 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…☆14Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago