AXLEproject / axle-zsim-nvmainLinks
This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-volatile memory support.
☆26Updated 10 years ago
Alternatives and similar repositories for axle-zsim-nvmain
Users that are interested in axle-zsim-nvmain are comparing it to the libraries listed below
Sorting:
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆63Updated 8 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated 11 months ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆94Updated 6 years ago
- ☆10Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆82Updated 3 months ago
- ☆20Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆192Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- ☆70Updated 4 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆165Updated last year
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- ☆29Updated 2 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- Very basic implementation of SPM for gem5 simulator (legacy gem5 version)☆12Updated 5 years ago
- ☆68Updated 8 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- ☆13Updated 10 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago