H2020-COSSIM / cMcPATLinks
A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.
☆16Updated 3 years ago
Alternatives and similar repositories for cMcPAT
Users that are interested in cMcPAT are comparing it to the libraries listed below
Sorting:
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆199Updated 5 years ago
- A list of our chiplet simulaters☆43Updated 3 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆209Updated 2 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- gem5 Tips & Tricks☆70Updated 5 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆123Updated 7 years ago
- ☆59Updated 6 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- ☆98Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- The official repository for the gem5 resources sources.☆73Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 4 months ago