A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.
☆18Mar 21, 2022Updated 4 years ago
Alternatives and similar repositories for cMcPAT
Users that are interested in cMcPAT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆11Jul 1, 2019Updated 7 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆27Dec 18, 2024Updated last year
- test images with not appropriate labels in MNIST dataset☆10Mar 3, 2018Updated 8 years ago
- A static site generator for photoessays.☆10Aug 10, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 2 months ago
- 北京理工大学软件工程大二小学期Web开发基础（互联网应用开发基础训练）大作业，By 光圈科技爱猫TV☆18Mar 20, 2025Updated last year
- A Parallel Simulation Framework For Multicore Systems☆10May 20, 2017Updated 9 years ago
- YOLOv3 C++☆17Jan 4, 2020Updated 6 years ago
- ☆15Jul 13, 2026Updated last month
- ☆10Jan 21, 2016Updated 10 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 5 years ago
- ☆23Jul 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- ☆11Jun 9, 2023Updated 3 years ago
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- Code release for LightMamba accepted by DATE 2025☆26Oct 18, 2025Updated 9 months ago
- Research starter kit for Armv8-A system modeling and benchmarking using the gem5 simulator (education, research)☆120Jun 13, 2025Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆31Feb 23, 2024Updated 2 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆25May 30, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NeMo - A hardware agnostic neuromorphic processor simulation model built on ROSS☆14Aug 11, 2020Updated 6 years ago
- [AAAI-25 Oral] Adaptive Calibration☆15Jul 6, 2025Updated last year
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Jan 15, 2015Updated 11 years ago
- ☆65Dec 4, 2022Updated 3 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- Human Activity Recognition Project on UCI-HAR dataset. This model predicts human activities such as Walking, Walking_Upstairs, Walking_Do…☆21May 9, 2020Updated 6 years ago
- Cycle Accurate Network-on-Chip Simulator☆38Jul 11, 2026Updated last month
- World championship code for Graph500☆26Feb 24, 2024Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jan 20, 2016Updated 10 years ago
- ☆28Jan 13, 2020Updated 6 years ago
- PyTorch based toolkit for developing spiking neural networks (SNNs) by training and testing them on speech command recognition tasks☆33May 3, 2024Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆34Aug 5, 2026Updated last week
- A word-aligned integer compression algorithm.☆13Jul 8, 2024Updated 2 years ago
- ☆12Sep 18, 2024Updated last year
- Reduce the environmental footprint of your Python software programs☆18Updated this week