SEAL-UCSB / NVSim
NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)
☆112Updated 6 years ago
Alternatives and similar repositories for NVSim:
Users that are interested in NVSim are comparing it to the libraries listed below
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- PUMA Compiler☆28Updated 4 years ago
- gem5 repository to study chiplet-based systems☆71Updated 5 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆195Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 3 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆156Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆152Updated this week
- ☆29Updated 3 months ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆127Updated 10 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆41Updated last week
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆161Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆38Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆181Updated 4 years ago
- A list of our chiplet simulaters☆31Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆67Updated last year
- ☆66Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- gem5 Tips & Tricks☆67Updated 5 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated last week