SEAL-UCSB / NVSim
NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)
☆101Updated 6 years ago
Related projects: ⓘ
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆49Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆178Updated last year
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆15Updated 8 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆144Updated last year
- PUMA Compiler☆24Updated 4 years ago
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆63Updated 8 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆96Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆115Updated 3 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- Benchmark framework of synaptic device technologies for a simple neural network☆174Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆160Updated 4 years ago
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆126Updated 4 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆30Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆75Updated last year
- gem5 Tips & Tricks☆62Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆17Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated this week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆92Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆73Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆212Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago