SEAL-UCSB / NVSim
NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)
☆115Updated 6 years ago
Alternatives and similar repositories for NVSim
Users that are interested in NVSim are comparing it to the libraries listed below
Sorting:
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆199Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆235Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆165Updated 2 years ago
- ☆29Updated 5 months ago
- PIMeval simulator and PIMbench suite☆26Updated this week
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- PUMA Compiler☆29Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆185Updated 4 years ago
- gem5 Tips & Tricks☆69Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆159Updated last week
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆61Updated 3 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆131Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆155Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- Processing-In-Memory (PIM) Simulator☆163Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆19Updated 8 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆65Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Cost Model☆13Updated last month
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 4 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 10 months ago