NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)
☆134Aug 27, 2018Updated 7 years ago
Alternatives and similar repositories for NVSim
Users that are interested in NVSim are comparing it to the libraries listed below
Sorting:
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆94Jul 23, 2019Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆531Jun 25, 2024Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆195Nov 27, 2024Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆225Nov 3, 2021Updated 4 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Apr 18, 2023Updated 2 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- ☆24Apr 20, 2024Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- A simulator for RRAM-based neural processor engine.☆35Mar 6, 2018Updated 7 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- PUMA Compiler☆30Oct 13, 2025Updated 4 months ago
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Jun 1, 2021Updated 4 years ago
- ☆74Feb 12, 2025Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 9 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆211Aug 8, 2020Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Mar 9, 2025Updated 11 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago
- Reproduction of WAGE in PyTorch.☆44Nov 18, 2018Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Feb 21, 2024Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆417Feb 2, 2026Updated last month
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆35Jan 5, 2024Updated 2 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- Architecture for RRAM multilevel programming☆17Sep 6, 2018Updated 7 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆115Apr 9, 2025Updated 10 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆78Jun 29, 2022Updated 3 years ago
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆21Jun 21, 2024Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆22May 30, 2016Updated 9 years ago