akdimitri / RRAM_COMPILER
This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of Dimitris Antoniadis (PG Taught Student) at Imperial College London
☆59Updated 2 years ago
Alternatives and similar repositories for RRAM_COMPILER:
Users that are interested in RRAM_COMPILER are comparing it to the libraries listed below
- sram/rram/mram.. compiler☆30Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆48Updated last year
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆26Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆20Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆59Updated 9 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Ratatoskr NoC Simulator☆22Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆24Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆155Updated 4 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆42Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆42Updated last month
- ReRAM implementation on CNN☆18Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- ☆39Updated 4 months ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆39Updated 5 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆24Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆39Updated 4 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆85Updated 4 years ago