akdimitri / RRAM_COMPILERLinks
This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of Dimitris Antoniadis (PG Taught Student) at Imperial College London
☆66Updated 2 years ago
Alternatives and similar repositories for RRAM_COMPILER
Users that are interested in RRAM_COMPILER are comparing it to the libraries listed below
Sorting:
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated 3 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆59Updated 2 years ago
- a Computing In Memory emULATOR framework☆11Updated last year
- sram/rram/mram.. compiler☆35Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆45Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆179Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆42Updated 9 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆169Updated 3 months ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆52Updated last month
- ☆17Updated 7 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago