This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of Dimitris Antoniadis (PG Taught Student) at Imperial College London
☆78Oct 10, 2022Updated 3 years ago
Alternatives and similar repositories for RRAM_COMPILER
Users that are interested in RRAM_COMPILER are comparing it to the libraries listed below
Sorting:
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆180May 13, 2024Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Architecture for RRAM multilevel programming☆17Sep 6, 2018Updated 7 years ago
- sram/rram/mram.. compiler☆47Sep 11, 2023Updated 2 years ago
- ☆24Apr 20, 2024Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- ☆20Nov 18, 2024Updated last year
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆17Mar 25, 2021Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆84Aug 7, 2022Updated 3 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆33Feb 6, 2023Updated 3 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆135May 1, 2019Updated 6 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆24Apr 4, 2024Updated last year
- ReRAM implementation on CNN☆18Dec 30, 2018Updated 7 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆195Nov 13, 2024Updated last year
- CrossSim: accuracy simulation of analog in-memory computing☆196Mar 26, 2025Updated 11 months ago
- Benchmark framework of synaptic device technologies for a simple neural network☆225Nov 3, 2021Updated 4 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆48Oct 31, 2019Updated 6 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆195Nov 27, 2024Updated last year
- Verilog and Python drivers and APIs for Neurram 48-core chip☆44May 17, 2022Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Jul 31, 2025Updated 7 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- Python implementations and simulations of HP Labs Ion Drift and Yakopcic memristor models.☆34Feb 20, 2026Updated last week
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Feb 18, 2022Updated 4 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Apr 20, 2022Updated 3 years ago
- PyTorch Implementation of Online Training of Spiking Recurrent Neural Networks with Phase-Change Memory Synapses☆21Sep 25, 2021Updated 4 years ago
- A simulator for RRAM-based neural processor engine.☆35Mar 6, 2018Updated 7 years ago
- ☆34Jun 7, 2021Updated 4 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Jun 12, 2021Updated 4 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 3 years ago