akdimitri / RRAM_COMPILER
This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of Dimitris Antoniadis (PG Taught Student) at Imperial College London
☆54Updated last year
Related projects: ⓘ
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆137Updated 4 years ago
- sram/rram/mram.. compiler☆26Updated last year
- This is a tutorial on standard digital design flow☆71Updated 3 years ago
- ReRAM implementation on CNN☆17Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆18Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- A verilog implementation for Network-on-Chip☆60Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆29Updated 3 years ago
- IC implementation of TPU☆84Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆79Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- eyeriss-chisel3☆35Updated 2 years ago
- tpu-systolic-array-weight-stationary☆17Updated 3 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- ☆24Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆28Updated 4 months ago
- ☆76Updated 2 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆21Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- ☆38Updated last week
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- ☆14Updated 5 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago