akdimitri / RRAM_COMPILER
This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of Dimitris Antoniadis (PG Taught Student) at Imperial College London
☆65Updated 2 years ago
Alternatives and similar repositories for RRAM_COMPILER
Users that are interested in RRAM_COMPILER are comparing it to the libraries listed below
Sorting:
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- sram/rram/mram.. compiler☆33Updated last year
- a Computing In Memory emULATOR framework☆11Updated 11 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆22Updated 7 years ago
- This is a tutorial on standard digital design flow☆76Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆42Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆65Updated 2 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆44Updated 5 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- ☆33Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 2 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆100Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆53Updated 4 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- ☆42Updated 8 months ago
- ☆13Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆42Updated 10 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆74Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆173Updated 5 years ago
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆61Updated 3 months ago