PKUZHOU / GNNear-PACT-2022Links
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆14Updated 3 years ago
Alternatives and similar repositories for GNNear-PACT-2022
Users that are interested in GNNear-PACT-2022 are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆70Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆18Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- ☆29Updated 4 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- A Cycle-level simulator for M2NDP☆32Updated 5 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 7 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Updated last year
- NeuraChip Accelerator Simulator☆15Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- ☆55Updated 7 months ago
- PIMeval simulator and PIMbench suite☆44Updated 2 months ago
- ☆10Updated 3 years ago
- ☆26Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- ☆20Updated 3 years ago
- PUMA Compiler☆30Updated 3 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- Fibertree emulator☆16Updated last year