PKUZHOU / GNNear-PACT-2022Links
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆13Updated 3 years ago
Alternatives and similar repositories for GNNear-PACT-2022
Users that are interested in GNNear-PACT-2022 are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- ☆65Updated 4 years ago
- ☆29Updated 3 years ago
- ☆44Updated 4 months ago
- NeuraChip Accelerator Simulator☆14Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 4 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- ☆13Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- Heterogenous ML accelerator☆19Updated 5 months ago
- Fibertree emulator☆14Updated 11 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- ☆25Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆15Updated 2 years ago
- agile hardware-software co-design☆51Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- A Cycle-level simulator for M2NDP☆30Updated last month
- Processing in Memory Emulation☆22Updated 2 years ago