PKUZHOU / GNNear-PACT-2022Links
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆13Updated 2 years ago
Alternatives and similar repositories for GNNear-PACT-2022
Users that are interested in GNNear-PACT-2022 are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆65Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆26Updated 2 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated last month
- NeuraChip Accelerator Simulator☆13Updated last year
- ☆28Updated 3 years ago
- ☆33Updated last month
- agile hardware-software co-design☆50Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 2 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 2 years ago
- ☆13Updated 5 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- ☆20Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- PUMA Compiler☆29Updated 5 years ago
- A Cycle-level simulator for M2NDP☆28Updated 2 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆25Updated last year
- ☆11Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago