PKUZHOU / GNNear-PACT-2022View external linksLinks
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆14Sep 15, 2022Updated 3 years ago
Alternatives and similar repositories for GNNear-PACT-2022
Users that are interested in GNNear-PACT-2022 are comparing it to the libraries listed below
Sorting:
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆18May 19, 2023Updated 2 years ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Jun 14, 2023Updated 2 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Jun 12, 2021Updated 4 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- SGQuant: Squeezing the Last Bit on Graph Neural Networks with Specialized Quantization☆11Aug 12, 2020Updated 5 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- ☆10Sep 14, 2023Updated 2 years ago
- Fibertree emulator☆16Nov 4, 2024Updated last year
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 4 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 8 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…☆14Nov 24, 2020Updated 5 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆87Apr 26, 2025Updated 9 months ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 6 months ago
- ☆19Jun 1, 2023Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- ☆22Jan 10, 2023Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- ☆48Jan 30, 2026Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- ☆166Feb 1, 2025Updated last year
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆32Feb 22, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆70Jan 23, 2021Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆72Dec 11, 2023Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- Processing-In-Memory (PIM) Simulator☆222Dec 12, 2024Updated last year
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Oct 23, 2023Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Aug 8, 2020Updated 5 years ago