PKUZHOU / GNNear-PACT-2022Links
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆13Updated 2 years ago
Alternatives and similar repositories for GNNear-PACT-2022
Users that are interested in GNNear-PACT-2022 are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- ☆65Updated 4 years ago
- ☆28Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 6 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆14Updated 2 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 2 months ago
- ☆38Updated 2 months ago
- ☆13Updated 5 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 3 years ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆27Updated 3 months ago
- ☆25Updated last year
- Heterogenous ML accelerator☆18Updated 3 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated 11 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- A Cycle-level simulator for M2NDP☆30Updated 3 months ago
- agile hardware-software co-design☆50Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- ☆20Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago