PKUZHOU / GNNear-PACT-2022Links
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆13Updated 3 years ago
Alternatives and similar repositories for GNNear-PACT-2022
Users that are interested in GNNear-PACT-2022 are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 6 months ago
- ☆69Updated 4 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆18Updated 2 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- ☆29Updated 4 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- ☆49Updated 6 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- Heterogenous ML accelerator☆19Updated 7 months ago
- A Cycle-level simulator for M2NDP☆32Updated 3 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- ☆10Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆37Updated 3 years ago
- ☆13Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Fibertree emulator☆15Updated last year
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated 11 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆34Updated last year
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 11 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- PUMA Compiler☆30Updated last month
- ☆26Updated 2 years ago