PKUZHOU / GNNear-PACT-2022
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆11Updated 2 years ago
Related projects: ⓘ
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆26Updated last year
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- Heterogenous ML accelerator☆15Updated 5 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 8 months ago
- ☆25Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆16Updated last month
- ☆13Updated 4 years ago
- ☆9Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆10Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆18Updated 6 months ago
- agile hardware-software co-design☆42Updated 2 years ago
- ☆21Updated 11 months ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- Graph accelerator on FPGAs and ASICs☆11Updated 6 years ago
- ☆16Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- ☆30Updated 3 years ago
- A graph linear algebra overlay☆47Updated last year
- ☆23Updated 4 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago