PKUZHOU / GNNear-PACT-2022
GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
☆13Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for GNNear-PACT-2022
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 11 months ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆29Updated last year
- ☆13Updated 4 years ago
- ☆25Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆28Updated 3 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆16Updated 2 years ago
- Heterogenous ML accelerator☆16Updated last month
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- ☆21Updated last year
- ☆10Updated last year
- ☆23Updated 3 years ago
- ☆13Updated 3 weeks ago
- ☆60Updated 3 years ago
- PUMA Compiler☆28Updated 4 years ago
- ☆18Updated 2 years ago
- ☆31Updated 3 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆11Updated last year
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆56Updated last year