neurosim / DNN_NeuroSim_V1.3
Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
☆63Updated 8 months ago
Related projects: ⓘ
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- ☆67Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆104Updated 6 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆30Updated 2 years ago
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆124Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆16Updated 10 months ago
- ☆23Updated 5 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆49Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆33Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- ☆25Updated 3 years ago
- ☆32Updated 2 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- ☆43Updated 6 months ago
- ☆28Updated last week
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆79Updated 2 weeks ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆20Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- ☆27Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆58Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- ☆58Updated 5 years ago
- ☆55Updated last month