chenxm1986 / PIM-Toolchain
EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
☆10Updated last month
Alternatives and similar repositories for PIM-Toolchain:
Users that are interested in PIM-Toolchain are comparing it to the libraries listed below
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆25Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆25Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆22Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆65Updated 4 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- A co-design architecture on sparse attention☆48Updated 3 years ago
- ☆42Updated 3 years ago
- ☆37Updated 6 months ago
- ☆10Updated 3 months ago
- ☆16Updated 2 years ago
- ☆31Updated 3 years ago
- PUMA Compiler☆28Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- ☆28Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated last week
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆17Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- ☆18Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 5 months ago
- ☆25Updated last month
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 months ago
- ☆21Updated this week
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated 10 months ago