EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
☆28Jun 12, 2025Updated last year
Alternatives and similar repositories for PIM-Toolchain
Users that are interested in PIM-Toolchain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆17Feb 29, 2024Updated 2 years ago
- ☆64Feb 29, 2024Updated 2 years ago
- ☆18May 1, 2024Updated 2 years ago
- ☆35Jun 7, 2021Updated 5 years ago
- Diagnostic tool for the Azure Functions Python v2 programming model☆24Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12Aug 18, 2023Updated 3 years ago
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆39Oct 15, 2025Updated 11 months ago
- ☆51Oct 7, 2026Updated last week
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆143Aug 27, 2018Updated 8 years ago
- ☆105Jul 9, 2026Updated 3 months ago
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆23Jan 18, 2026Updated 8 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆58Jun 12, 2021Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Real Time GPA Calculator for Undergraduate Students in UCAS☆16Feb 22, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆49May 25, 2024Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- ☆31Dec 12, 2022Updated 3 years ago
- ☆14Oct 11, 2024Updated 2 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- ☆31Jun 22, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IntLLaMA: A fast and light quantization solution for LLaMA☆19Jul 21, 2023Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆177May 26, 2025Updated last year
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆29May 19, 2023Updated 3 years ago
- https://nvmexplorer.seas.harvard.edu NVMExplorer is a cross-stack design space exploration framework for evaluating and comparing on-chip…☆21Jun 21, 2024Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆16Mar 12, 2023Updated 3 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 3 months ago
- ☆26Jul 16, 2026Updated 2 months ago
- ☆22May 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An implementation is provided here for the NeurIPS2024 paper "MemoryFormer : Minimize Transformer Computation by Removing Fully-Connected…☆16Mar 24, 2026Updated 6 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆218Nov 27, 2024Updated last year
- ☆20Jun 1, 2023Updated 3 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆29Feb 16, 2024Updated 2 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆206Feb 21, 2024Updated 2 years ago