chenxm1986 / PIM-Toolchain
EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
☆11Updated 4 months ago
Alternatives and similar repositories for PIM-Toolchain:
Users that are interested in PIM-Toolchain are comparing it to the libraries listed below
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆28Updated 9 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆75Updated last week
- ☆43Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 10 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆33Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆62Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- ☆25Updated 2 years ago
- ☆25Updated 3 years ago
- ☆49Updated last year
- ☆19Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- ☆28Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆12Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- ☆26Updated 3 months ago
- NeuPIMs Simulator☆75Updated 9 months ago
- ☆29Updated 3 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆10Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year