chenxm1986 / PIM-ToolchainLinks
EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
☆15Updated 5 months ago
Alternatives and similar repositories for PIM-Toolchain
Users that are interested in PIM-Toolchain are comparing it to the libraries listed below
Sorting:
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆105Updated 7 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 7 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ☆47Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated last month
- ☆49Updated 3 months ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- ☆24Updated 9 months ago
- ☆71Updated 9 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- ☆58Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆59Updated last month
- ☆34Updated 4 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆38Updated 11 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆20Updated 8 months ago
- ☆24Updated last month
- ☆28Updated 2 years ago
- ☆29Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆67Updated 3 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆42Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago