Alternatives and similar repositories for TinyTS

Users that are interested in TinyTS are comparing it to the libraries listed below

• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆32Updated 2 years ago
• union-codesign / union
  ☆14Updated 3 years ago
• harvard-acc / EdgeBERT
  HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
  ☆52Updated last year
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆57Updated 4 months ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆146Updated 7 months ago
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆37Updated last year
• Xilinx / mlir-air
  ☆105Updated this week
• tud-ccc / Cinnamon
  ☆34Updated 2 weeks ago
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆61Updated last year
• LCAI-TIHU / SW
  LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
  ☆23Updated 2 years ago
• pku-liang / AMOS
  Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators
  ☆115Updated 2 years ago
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆19Updated last year
• he-actlab / polymath
  ☆22Updated 6 months ago
• IntelLabs / FP8-Emulation-Toolkit
  PyTorch extension for emulating FP8 data formats on standard FP32 Xeon/GPU hardware.
  ☆111Updated 9 months ago
• LeiWang1999 / Stream-k.tvm
  ☆19Updated 11 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆50Updated 3 years ago
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆54Updated last year
• EEESlab / CMix-NN
  CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices
  ☆46Updated 5 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆25Updated 2 years ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆58Updated 2 months ago
• KULeuven-MICAS / DeFiNES
  A framework for fast exploration of the depth-first scheduling space for DNN accelerators
  ☆40Updated 2 years ago
• zeasa / nvdla-compiler
  ☆46Updated 5 years ago
• lenLRX / AmpereSparseMatmul
  study of Ampere' Sparse Matmul
  ☆18Updated 4 years ago
• uiuc-arc / felix
  Optimize tensor program fast with Felix, a gradient descent autotuner.
  ☆29Updated last year
• pku-liang / TENET
  An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…
  ☆86Updated last year
• suchandler96 / gem5-NVDLA
  ☆34Updated 5 months ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆28Updated last year
• pku-liang / TensorLib
  A Spatial Accelerator Generation Framework for Tensor Algebra.
  ☆59Updated 3 years ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆23Updated 8 months ago
• HPCRL / ASPLOS_artifact
  ☆13Updated 3 years ago