nycu-caslab / TinyTS
This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.
☆11Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for TinyTS
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆39Updated 4 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated 8 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆81Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆30Updated this week
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- ☆15Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- ☆30Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated last year
- ☆19Updated last year
- ☆42Updated 5 years ago
- ☆22Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- ☆30Updated last year
- A collection of research papers on efficient training of DNNs☆68Updated 2 years ago
- ☆20Updated this week
- ☆30Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆69Updated 4 years ago
- Torch2Chip (MLSys, 2024)☆51Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- agile hardware-software co-design☆46Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- ☆20Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆64Updated this week