nycu-caslab / TinyTSView external linksLinks
This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.
☆19Aug 11, 2025Updated 6 months ago
Alternatives and similar repositories for TinyTS
Users that are interested in TinyTS are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆13Jul 14, 2025Updated 7 months ago
- Official PyTorch implementation of the paper entitled 'Self Attentive Pooling for Efficient Deep Learning'.☆13May 3, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Aug 26, 2024Updated last year
- Example for running IREE in a bare-metal Arm environment.☆40Jul 28, 2025Updated 6 months ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- ☆17May 9, 2022Updated 3 years ago
- a data collection of related work: Toward Understanding Deep Learning Framework Bugs☆16Oct 23, 2023Updated 2 years ago
- wirefisher: eBPF-powered traffic monitoring and control with precise per-process, IP, and port-level filtering, plus built-in rate limiti…☆38Dec 26, 2025Updated last month
- Official PyTorch implementation of "Efficient Latency-Aware CNN Depth Compression via Two-Stage Dynamic Programming" (ICML'23)☆13Jul 11, 2024Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- ☆14Nov 7, 2025Updated 3 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆18Jan 2, 2026Updated last month
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- FireQ: Fast INT4-FP8 Kernel and RoPE-aware Quantization for LLM Inference Acceleration☆20Jun 27, 2025Updated 7 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- 性能分析工具在 线书☆23Sep 23, 2019Updated 6 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 2 months ago
- ☆22Nov 3, 2025Updated 3 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆46May 20, 2025Updated 8 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 10 months ago
- Deepseek-r1复现科普与资源汇总☆22Mar 5, 2025Updated 11 months ago
- Official implementation for ECCV 2022 paper LIMPQ - "Mixed-Precision Neural Network Quantization via Learned Layer-wise Importance"☆61Mar 19, 2023Updated 2 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- [ICLR 2021] CompOFA: Compound Once-For-All Networks For Faster Multi-Platform Deployment☆25Jan 5, 2023Updated 3 years ago
- ☆30Jan 23, 2025Updated last year
- EQ-Net [ICCV 2023]☆30Aug 15, 2023Updated 2 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Oct 26, 2022Updated 3 years ago
- ☆24Mar 19, 2022Updated 3 years ago
- [ICCV-2023] EMQ: Evolving Training-free Proxies for Automated Mixed Precision Quantization☆28Dec 6, 2023Updated 2 years ago
- [ICML 2024] Sparse Model Inversion: Efficient Inversion of Vision Transformers with Less Hallucination☆13Apr 29, 2025Updated 9 months ago