Alternatives and similar repositories for TinyTS:

Users that are interested in TinyTS are comparing it to the libraries listed below

• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆30Updated 5 years ago
• suchandler96 / gem5-NVDLA
  ☆24Updated 4 months ago
• harvard-acc / EdgeBERT
  HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
  ☆45Updated 10 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• union-codesign / union
  ☆15Updated 3 years ago
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆12Updated 7 months ago
• chhzh123 / ptc-tutorial
  PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo
  ☆19Updated last year
• he-actlab / polymath
  ☆20Updated last year
• LeiWang1999 / Stream-k.tvm
  ☆19Updated 4 months ago
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆34Updated last year
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆25Updated 3 weeks ago
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆26Updated last year
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆55Updated 9 months ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated last year
• WangXuan95 / LLMA
  LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
  ☆14Updated 2 months ago
• zeasa / nvdla-compiler
  ☆42Updated 5 years ago
• HPCRL / Ansor-AF-DS
  This repository contains the figures, tables and source code in the ICS'24 paper: "Accelerated Auto-Tuning of GPU Kernels for Tensor Comp…
  ☆8Updated last month
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆13Updated 3 months ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆47Updated last week
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆49Updated 8 months ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• Terapines / AI-Benchmark
  RISCV C and Triton AI-Benchmark
  ☆12Updated 2 months ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆33Updated this week
• Xilinx / mlir-air
  ☆88Updated this week
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆17Updated 9 months ago
• pku-liang / AMOS
  Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators
  ☆106Updated 2 years ago
• TiledTensor / TiledLower
  ThrillerFlow is a Dataflow Analysis and Codegen Framework written in Rust.
  ☆14Updated 2 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 2 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 4 months ago
• fpgasystems / FPGA-Recommendation-Accelerator
  MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
  ☆16Updated 3 years ago