☆11Sep 7, 2023Updated 3 years ago
Alternatives and similar repositories for raella
Users that are interested in raella are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18May 1, 2024Updated 2 years ago
- Some code snippets that are useful to save☆15Nov 17, 2025Updated 10 months ago
- News and Paper Collections for Machine Learning Hardware☆21Apr 26, 2026Updated 5 months ago
- ☆15Jul 25, 2024Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Jun 1, 2021Updated 5 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆11Sep 5, 2025Updated last year
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- GDSII file format links☆14May 4, 2020Updated 6 years ago
- Splitting audiobooks by chapter☆11Apr 20, 2018Updated 8 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- The code for Joint Neural Architecture Search and Quantization☆14Apr 10, 2019Updated 7 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- PUMA Compiler☆30Oct 13, 2025Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 6 years ago
- Image Registration on FPGAs☆21Aug 28, 2022Updated 4 years ago
- ☆23Sep 11, 2026Updated last month
- Optimization results for superconducting electronic (SCE) circuits☆19Dec 5, 2023Updated 2 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- The Official Implementation of Neural View Synthesis and Matching for Semi-Supervised Few-Shot Learning of 3D Pose [NIPS 2021](https://ar…☆20Dec 7, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Panda Driver provides a series of components for initalising and controlling the Franka-Emika Panda robotic arm.☆16May 22, 2022Updated 4 years ago
- ☆15Sep 8, 2021Updated 5 years ago
- ☆62Aug 21, 2026Updated last month
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 4 years ago
- Matlab code for my masters thesis☆13Dec 15, 2019Updated 6 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆13Jul 3, 2025Updated last year
- ☆26Mar 11, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems☆15Jun 25, 2020Updated 6 years ago
- A Python reference implementation of rigid body dynamics algorithms☆18Sep 25, 2026Updated 2 weeks ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆21Mar 19, 2025Updated last year
- (NeurIPS 2018) Hardware Conditioned Policies for Multi-Robot Transfer Learning☆21Apr 8, 2019Updated 7 years ago
- Library of corner stitching structure☆20Jun 3, 2015Updated 11 years ago
- ☆29Apr 26, 2023Updated 3 years ago
- Research about dataflow architecture☆15Nov 30, 2023Updated 2 years ago