☆10Sep 7, 2023Updated 2 years ago
Alternatives and similar repositories for raella
Users that are interested in raella are comparing it to the libraries listed below
Sorting:
- ☆18May 1, 2024Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆28Jun 3, 2025Updated 9 months ago
- News and Paper Collections for Machine Learning Hardware☆22Nov 30, 2025Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Jun 1, 2021Updated 4 years ago
- PUMA Compiler☆30Oct 13, 2025Updated 4 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- NTHU EE6550 Machine Learning Course Projects (include Maximum A Posteriori Estimation, Linear Regression, Neural Network Image Classifica…☆10Sep 7, 2025Updated 5 months ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆10Sep 5, 2025Updated 6 months ago
- Some code snippets that are useful to save☆15Nov 17, 2025Updated 3 months ago
- ☆11Jul 1, 2025Updated 8 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- GDSII file format links☆14May 4, 2020Updated 5 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- AI Powered Devtools Extension☆18Jan 8, 2024Updated 2 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Hardware Accelerated MWPM decoder for Quantum Error Correction☆18Mar 23, 2025Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- ☆53Jul 1, 2024Updated last year
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Splitting audiobooks by chapter☆11Apr 20, 2018Updated 7 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 7 months ago
- ☆13Jul 25, 2024Updated last year
- ☆11Mar 17, 2021Updated 4 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- ☆28Aug 4, 2025Updated 7 months ago
- ☆11Jun 28, 2020Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Multi-Task CNN for Pose-Invariant Face Recognition☆12May 17, 2019Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 5 months ago