mit-emze / raella
☆8Updated last year
Related projects: ⓘ
- HW accelerator mapping optimization framework for in-memory computing☆15Updated 3 weeks ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆20Updated 3 years ago
- ☆23Updated 5 months ago
- A general framework for optimizing DNN dataflow on systolic array☆31Updated 3 years ago
- ☆38Updated last week
- ☆32Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆11Updated 4 years ago
- ☆65Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆8Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆33Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- ☆11Updated 9 months ago
- ☆30Updated 3 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆10Updated 5 years ago
- ☆23Updated 6 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆9Updated 2 months ago
- ☆67Updated 4 years ago
- ☆17Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆25Updated last month
- CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing☆21Updated 11 months ago
- ☆27Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated last year
- ☆47Updated 8 months ago