NLocalSAT; Boosting Local Search with Solution Prediction
☆18Aug 4, 2023Updated 2 years ago
Alternatives and similar repositories for NLocalSAT
Users that are interested in NLocalSAT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- ☆14Jun 18, 2023Updated 2 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- PyTorch implementation of NeuroSAT☆28May 21, 2023Updated 2 years ago
- NeuroSAT: Learning a SAT Solver from Single-Bit Supervision☆293Mar 12, 2019Updated 7 years ago
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- Learning local search heuristics for Boolean satisfiability☆37May 8, 2024Updated last year
- NeuroCore: Guiding CDCL with Unsat-Core Predictions☆47Feb 17, 2020Updated 6 years ago
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆23Dec 17, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- ☆39Apr 11, 2025Updated 11 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆20Dec 10, 2024Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 6 months ago
- ☆13Dec 31, 2022Updated 3 years ago
- The probSAT SAT Solver☆26Oct 21, 2022Updated 3 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- ☆60Dec 21, 2022Updated 3 years ago
- ☆12Jun 9, 2018Updated 7 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- [TMLR 2024] G4SATBench: Benchmarking and Advancing SAT Solving with Graph Neural Networks☆39May 14, 2024Updated last year
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- A 32-bit RISC-V processor for mriscv project☆60Jul 17, 2017Updated 8 years ago
- ☆13Jun 12, 2024Updated last year
- This repo aims at providing a simple paper reading roadmap for beginners on some research topics in software engineering.☆19Oct 14, 2021Updated 4 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- G2SAT: Learning to Generate SAT Formulas☆49Jun 25, 2020Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Extracting Concise Bug-Fixing Patches from Human-Written Patches in Version Control Systems☆16Feb 21, 2023Updated 3 years ago