COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture
☆19Apr 7, 2026Updated 6 months ago
Alternatives and similar repositories for COFFA
Users that are interested in COFFA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MLIR-based Compiler for CGRA SoC☆19Sep 21, 2026Updated last month
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- ☆16May 23, 2024Updated 2 years ago
- ☆13May 10, 2018Updated 8 years ago
- This codes presents examples of constructing primitives for data structures with Hyperdimensional Computing/Vector Symbolic Architectures☆17Jun 4, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆25Jun 24, 2026Updated 4 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆57Oct 31, 2025Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆35Sep 12, 2025Updated last year
- A static dataflow CGRA with dynamic dataflow execution capability☆10Aug 28, 2021Updated 5 years ago
- A Suite of Benchmark Programs for C-based High-Level Synthesis☆11Jun 9, 2025Updated last year
- PYNQ for Zybo board☆15Jan 30, 2026Updated 9 months ago
- ☆15Mar 17, 2026Updated 7 months ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆13Dec 6, 2021Updated 4 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆29Feb 16, 2024Updated 2 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 6 months ago
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated last year
- Scloud+: An Efficient LWE-based KEM Without Ring/Module Structure☆17Jun 30, 2026Updated 4 months ago
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- An integrated CGRA design framework☆94Mar 18, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆60Sep 29, 2023Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- 基于FPGA设计的一个PID控制系统，完成对物体检测和运动控制；直流电机和步进电机驱动模块是可选的。☆13May 20, 2017Updated 9 years ago
- ☆17Apr 16, 2024Updated 2 years ago
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- ☆17Apr 23, 2026Updated 6 months ago
- ☆10Jun 6, 2026Updated 4 months ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Minimal TPU implementation with 8x8 systolic array and PyTorch integration☆71Jan 26, 2026Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CSC2515 Course Project Fall 2018☆16May 25, 2019Updated 7 years ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆19Oct 27, 2024Updated 2 years ago
- 计算机组成原理&计算机体系结构 —— 课程资料+学习笔记+复习资料+思维导图☆10Jan 9, 2023Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated 2 years ago
- Official repository for the paper: "You Only Prune Once: Designing Calibration-Free Model Compression With Policy Learning" [ICLR 2025]☆10Apr 13, 2025Updated last year
- LLVM test suite benchmarks (260 benchmarks - 36 test suites)☆21Feb 2, 2022Updated 4 years ago
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 9 months ago