chenweiphd / OpenEDA-ChipGPT-HubLinks
☆13Updated 2 years ago
Alternatives and similar repositories for OpenEDA-ChipGPT-Hub
Users that are interested in OpenEDA-ChipGPT-Hub are comparing it to the libraries listed below
Sorting:
- LLM4HWDesign Starting Toolkit☆17Updated 9 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆43Updated 7 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- ☆18Updated 2 years ago
- ☆30Updated last year
- ☆61Updated last month
- ☆39Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆121Updated 8 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆24Updated last month
- ☆86Updated 3 weeks ago
- An infrastructure for integrated EDA☆41Updated last year
- ☆27Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆68Updated 2 years ago
- EDA wiki☆54Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Convert C files into Verilog☆17Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆43Updated 3 months ago
- Fix syntax errors of LLM-generated RTL☆36Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- ☆171Updated 9 months ago
- ☆35Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 weeks ago