mrisc32 / mc1
A computer (FPGA SoC) based on the MRISC32-A1 CPU
☆55Updated last year
Alternatives and similar repositories for mc1:
Users that are interested in mc1 are comparing it to the libraries listed below
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- A Full Hardware Real-Time Ray-Tracer☆101Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- Yosys Plugins☆21Updated 5 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated this week
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- A SoC for DOOM☆17Updated 4 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- A RISC-V processor☆13Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- MRSIC32 ISA documentation and development☆90Updated last year
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆25Updated 3 years ago
- ☆13Updated 2 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- Tools for FPGA development.☆44Updated last year
- A small RISC-V core (SystemVerilog)☆32Updated 5 years ago