mrisc32 / mc1Links
A computer (FPGA SoC) based on the MRISC32-A1 CPU
☆54Updated 2 years ago
Alternatives and similar repositories for mc1
Users that are interested in mc1 are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- CMod-S6 SoC☆43Updated 7 years ago
- A SoC for DOOM☆19Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Tools for FPGA development.☆48Updated 4 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Homebrew game for homebrew FPGA game console☆50Updated 5 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆13Updated 6 years ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- ☆15Updated 6 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆42Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- Virtual Development Board☆64Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago