mrisc32 / mc1
A computer (FPGA SoC) based on the MRISC32-A1 CPU
☆54Updated last year
Alternatives and similar repositories for mc1:
Users that are interested in mc1 are comparing it to the libraries listed below
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- ☆41Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Collection of projects for various FPGA development boards☆43Updated 9 months ago
- Experiments with Yosys cxxrtl backend☆47Updated last month
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A wishbone controlled scope for FPGA's☆75Updated last year
- CMod-S6 SoC☆37Updated 7 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Yosys Plugins☆21Updated 5 years ago