mattvenn / logLUTsLinks
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆22Updated 2 years ago
Alternatives and similar repositories for logLUTs
Users that are interested in logLUTs are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆25Updated 3 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆39Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- Library of reusable VHDL components☆28Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ☆20Updated 3 years ago