mattvenn / logLUTsLinks
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆21Updated last year
Alternatives and similar repositories for logLUTs
Users that are interested in logLUTs are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated this week
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 3 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated 2 weeks ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago