mattvenn / logLUTsLinks
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆21Updated last year
Alternatives and similar repositories for logLUTs
Users that are interested in logLUTs are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Wishbone interconnect utilities☆41Updated 4 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- ☆20Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago