mattvenn / logLUTsLinks
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆21Updated last year
Alternatives and similar repositories for logLUTs
Users that are interested in logLUTs are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆16Updated 3 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Wishbone interconnect utilities☆41Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆26Updated last week
- Everything needed for ulx3s FPGA☆15Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago