mattvenn / logLUTsLinks
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆22Updated 2 years ago
Alternatives and similar repositories for logLUTs
Users that are interested in logLUTs are comparing it to the libraries listed below
Sorting:
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Library of reusable VHDL components☆28Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated this week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated this week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆17Updated 3 years ago