mattvenn / logLUTs
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆20Updated last year
Alternatives and similar repositories for logLUTs:
Users that are interested in logLUTs are comparing it to the libraries listed below
- A padring generator for ASICs☆25Updated last year
- Wishbone interconnect utilities☆40Updated 2 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆27Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago