mattvenn / logLUTs
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆20Updated last year
Alternatives and similar repositories for logLUTs:
Users that are interested in logLUTs are comparing it to the libraries listed below
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A padring generator for ASICs☆25Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Wishbone interconnect utilities☆39Updated last month
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- ☆20Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆43Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago