mattvenn / logLUTs
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆20Updated last year
Alternatives and similar repositories for logLUTs:
Users that are interested in logLUTs are comparing it to the libraries listed below
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- ☆20Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- A collection of SPI related cores☆16Updated 5 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago