mattvenn / logLUTsLinks
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆22Updated 2 years ago
Alternatives and similar repositories for logLUTs
Users that are interested in logLUTs are comparing it to the libraries listed below
Sorting:
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 11 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 2 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆54Updated last month
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated this week
- Wishbone interconnect utilities☆44Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- A SoC for DOOM☆20Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆16Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago