mattvenn / logLUTs
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆19Updated 10 months ago
Related projects: ⓘ
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our …☆18Updated 6 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated 10 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- A padring generator for ASICs☆22Updated last year
- Everything needed for ulx3s FPGA☆13Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆14Updated 3 years ago
- ☆19Updated 2 years ago
- USB virtual model in C++ for Verilog☆26Updated 2 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆12Updated last year
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 3 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆26Updated last year
- Library of reusable VHDL components☆25Updated 6 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- There are many RISC V projects on iCE40. This one is mine.☆13Updated 4 years ago