mattvenn / logLUTsLinks
Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
☆21Updated last year
Alternatives and similar repositories for logLUTs
Users that are interested in logLUTs are comparing it to the libraries listed below
Sorting:
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 5 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated 2 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Library of reusable VHDL components☆28Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆45Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last week
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago