A framework for FPGA emulation of mixed-signal systems
☆40Jul 28, 2021Updated 5 years ago
Alternatives and similar repositories for anasymod
Users that are interested in anasymod are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automatic generation of real number models from analog circuits☆50Apr 2, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆54Jan 13, 2021Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python library for parsing module definitions and instantiations from SystemVerilog files☆28Apr 29, 2021Updated 5 years ago
- PLL Simulator in SystemC-AMS☆11Oct 25, 2026Updated last week
- Generate a website from markdown with a minimum of fuss.☆13Nov 15, 2025Updated 11 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆61Dec 19, 2022Updated 3 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- A modular hardware abstraction library☆53Updated this week
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆15Oct 24, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ☆15May 29, 2020Updated 6 years ago
- Next generation CGRA generator☆119Updated this week
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- ☆14Jan 21, 2026Updated 9 months ago
- Universal Memory Interface (UMI)☆171Oct 26, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated 4 months ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆26Jan 20, 2021Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆56May 19, 2026Updated 5 months ago
- A Constant False Alarm Rate Processor Generator☆11Apr 13, 2023Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago