A framework for FPGA emulation of mixed-signal systems
☆39Jul 28, 2021Updated 4 years ago
Alternatives and similar repositories for anasymod
Users that are interested in anasymod are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆15May 29, 2020Updated 5 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open Source PHY v2☆34Apr 25, 2024Updated last year
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- Export netlists from Yosys to DigitalJS☆58Feb 24, 2026Updated last month
- ☆68Jan 7, 2023Updated 3 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆17Apr 14, 2022Updated 4 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- CircuitPython module for the MCP4725 12-bit digital to analog converter.☆11Mar 27, 2026Updated 2 weeks ago
- UltraZed Edition examples☆12Oct 29, 2017Updated 8 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- Digital Circuit rendering engine☆39Mar 31, 2026Updated 2 weeks ago
- ☆18Aug 26, 2016Updated 9 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago