SymbioticEDA / MARLANNLinks
Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
☆90Updated 6 years ago
Alternatives and similar repositories for MARLANN
Users that are interested in MARLANN are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- SpinalHDL Hardware Math Library☆89Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ☆38Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Mathematical Functions in Verilog☆93Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- An automatic clock gating utility☆50Updated 4 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Benchmarks for Yosys development☆24Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- ☆26Updated 4 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- ☆64Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆59Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago