SymbioticEDA / MARLANNLinks
Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
☆89Updated 5 years ago
Alternatives and similar repositories for MARLANN
Users that are interested in MARLANN are comparing it to the libraries listed below
Sorting:
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- FuseSoC standard core library☆139Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ☆59Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Python wrapper for verilator model☆84Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Naive Educational RISC V processor☆83Updated this week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- ☆79Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- ☆36Updated 2 years ago