Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
☆92Jul 3, 2019Updated 6 years ago
Alternatives and similar repositories for MARLANN
Users that are interested in MARLANN are comparing it to the libraries listed below
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- ☆18Sep 2, 2020Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Sep 14, 2025Updated 5 months ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Jun 13, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Demo SoC for SiliconCompiler.☆62Jan 28, 2026Updated last month
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago