Learning-Chips-Lab / OpenEyeLinks
The Open Source Hardware Accelerator for Efficient Neural Network Inference
☆48Updated this week
Alternatives and similar repositories for OpenEye
Users that are interested in OpenEye are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- Home of the open-source EDA course.☆46Updated 4 months ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- ☆13Updated last year
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- RISC-V Nox core☆68Updated 3 months ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- ☆41Updated last year
- ASIC implementation flow infrastructure☆143Updated this week
- SystemVerilog RTL Linter for YoSys☆21Updated 11 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- ☆30Updated last month
- ☆13Updated 6 months ago
- ☆32Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago