Learning-Chips-Lab / OpenEye
The Open Source Hardware Accelerator for Efficient Neural Network Inference
☆46Updated this week
Alternatives and similar repositories for OpenEye:
Users that are interested in OpenEye are comparing it to the libraries listed below
- ☆40Updated 3 years ago
- A compact, configurable RISC-V core☆11Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- RISC-V Nox core☆62Updated last month
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆86Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆12Updated 9 months ago
- ☆12Updated last month
- A simple DDR3 memory controller☆54Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆86Updated last week
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆69Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- RISC-V RV32IMAFC Core for MCU☆36Updated 3 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆38Updated 3 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago