zeroasiccorp / wildebeestLinks
RTL logic synthesis
☆115Updated this week
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆46Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- WIP 100BASE-TX PHY☆76Updated 10 months ago
- Playground for VGA projects on Tiny Tapeout☆65Updated last month
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆468Updated 2 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆45Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆61Updated 5 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- A computer for human beings.☆47Updated 11 months ago
- Run 64-bit Linux on LiteX + RocketChip☆202Updated last week
- A modern and open-source cross-platform software for chips reverse engineering.☆269Updated 10 months ago
- CoreScore☆164Updated 2 months ago
- Line rate Ethernet interface for RP2XXX.☆118Updated 6 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆305Updated last year
- Tiny Tapeout GDS Online Viewer☆21Updated 3 weeks ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- Generate bitstream from FPGA assembly.☆24Updated 3 weeks ago
- Silicon Layout Wizard☆184Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆190Updated this week
- Exploring gate level simulation☆58Updated 5 months ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- An FPGA reverse engineering and documentation project☆58Updated this week
- An FPGA-based mechanical keyboard with an integrated USB hub and communication interfaces☆173Updated 3 weeks ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆130Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆253Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago