FPGA synthesis tool
☆146Sep 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Sep 28, 2026Updated 2 weeks ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Digital logic benchmark suite☆89Sep 28, 2026Updated 2 weeks ago
- ☆49Updated this week
- Netlist API (and more) for EDA flow development☆165Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- ☆40Sep 10, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆305Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- RTLMeter benchmark suite☆34Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆111Aug 31, 2026Updated last month
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 3 weeks ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,372Updated this week
- ☆126Jun 14, 2026Updated 4 months ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- A configurable RTL to bitstream FPGA toolchain☆64Sep 28, 2026Updated 2 weeks ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆25Sep 15, 2026Updated 3 weeks ago
- ngspicejs script that finds new LC oscillator topologies☆16Jul 17, 2026Updated 2 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Updated this week
- Library of FPGA architectures☆33Sep 28, 2026Updated 2 weeks ago
- Open source FPGA silicon☆347Sep 5, 2026Updated last month
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- fakeram generator for use by researchers who do not have access to commercial ram generators☆45Jan 13, 2023Updated 3 years ago
- RISC-V out-of-order core for education and research purposes☆100Updated this week
- A new Hardware Design Language that keeps you in the driver's seat☆128Oct 1, 2026Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- ☆24Jul 29, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆579Updated this week