FPGA synthesis tool
☆142Aug 8, 2026Updated this week
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Aug 3, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Digital logic benchmark suite☆81Aug 3, 2026Updated last week
- ☆37Updated this week
- Netlist API (and more) for EDA flow development☆157Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- ☆37Jul 23, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆138Jul 21, 2026Updated 2 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆282Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,354Jul 30, 2026Updated last week
- Demo: how to create a custom EBRICK☆28Nov 20, 2024Updated last year
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 7 months ago
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆27Feb 24, 2026Updated 5 months ago
- A configurable RTL to bitstream FPGA toolchain☆63Aug 3, 2026Updated last week
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated last year
- ngspicejs script that finds new LC oscillator topologies☆16Jul 17, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated last month
- Library of FPGA architectures☆34Updated this week
- Open source FPGA silicon☆345May 27, 2026Updated 2 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 4 months ago
- Analog Circuit Simulator☆25Sep 6, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆43Jan 13, 2023Updated 3 years ago
- RISC-V out-of-order core for education and research purposes☆94Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A new Hardware Design Language that keeps you in the driver's seat☆126Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆291Sep 30, 2025Updated 10 months ago
- ☆22Jun 14, 2026Updated last month
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆505Updated this week
- ☆24Jul 29, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year