FPGA synthesis tool
☆146Oct 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Digital logic benchmark suite☆96Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Communication framework for RTL simulation and emulation.☆325Oct 26, 2026Updated last week
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Aug 17, 2026Updated 2 months ago
- ☆50Oct 27, 2026Updated last week
- ☆23Sep 28, 2026Updated last month
- A configurable RTL to bitstream FPGA toolchain☆65Updated this week
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Universal Memory Interface (UMI)☆172Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- Open-source RTL logic simulator with CUDA acceleration☆306Sep 30, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆314Updated this week
- SystemVerilog compiler and language services☆1,176Updated this week
- ☆13Oct 15, 2026Updated 3 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆92Oct 21, 2026Updated 2 weeks ago
- Generate a website from markdown with a minimum of fuss.☆13Nov 15, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- ☆42Oct 16, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆34Updated this week
- Implementation of Our ISPD'19 Paper: Graceful Register Clustering by Effective Mean Shift Algorithm for Power and Timing Balancing☆13Feb 16, 2026Updated 8 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- DirtyJTAG v2 + CDC-ACM UART firmware for Tang Nano 20K BL616☆16Mar 2, 2026Updated 8 months ago
- nextpnr portable FPGA place and route tool☆1,787Updated this week
- Modular hardware build system☆1,241Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cramium Test SoC☆14Jul 25, 2025Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Aug 26, 2026Updated 2 months ago
- ngspicejs script that finds new LC oscillator topologies☆16Jul 17, 2026Updated 3 months ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆15Nov 30, 2020Updated 5 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆624Updated this week
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Open source FPGA silicon☆349Sep 5, 2026Updated 2 months ago