zeroasiccorp / wildebeestLinks
RTL logic synthesis
☆123Updated 2 months ago
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆55Updated this week
- ☆150Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated this week
- Playground for VGA projects on Tiny Tapeout☆70Updated last month
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- WIP 100BASE-TX PHY☆77Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆66Updated 8 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆478Updated 2 months ago
- Run 64-bit Linux on LiteX + RocketChip☆208Updated 3 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆308Updated last year
- Generate bitstream from FPGA assembly.☆24Updated last month
- Silicon Layout Wizard☆194Updated 3 months ago
- Tiny Tapeout GDS Online Viewer☆21Updated 3 months ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆134Updated last year
- Line rate Ethernet interface for RP2XXX.☆120Updated 9 months ago
- Create PCBs using a simplfiied graphics language☆106Updated 7 months ago
- An FPGA-based mechanical keyboard with an integrated USB hub and communication interfaces☆199Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆147Updated 2 years ago
- A modern and open-source cross-platform software for chips reverse engineering.☆273Updated last year
- CoreScore☆171Updated last month
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,292Updated this week
- Virtual Development Board☆64Updated 4 years ago
- An FPGA reverse engineering and documentation project☆63Updated 2 weeks ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆211Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- ☆306Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- RISC-V out-of-order core for education and research purposes☆81Updated last month