zeroasiccorp / wildebeestLinks
RTL logic synthesis
☆125Updated 3 months ago
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆56Updated last week
- ☆160Updated 3 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Updated last week
- Playground for VGA projects on Tiny Tapeout☆69Updated last week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- Generate bitstream from FPGA assembly.☆25Updated 2 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆67Updated 9 months ago
- WIP 100BASE-TX PHY☆77Updated last year
- Run 64-bit Linux on LiteX + RocketChip☆208Updated 3 months ago
- A computer for human beings.☆48Updated last year
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆480Updated 3 months ago
- Silicon Layout Wizard☆193Updated 4 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆308Updated last year
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,296Updated this week
- Documenting Lattice's 28nm FPGA parts☆148Updated last week
- A bit-serial CPU written in VHDL, with a simulator written in C.☆135Updated last year
- A modern and open-source cross-platform software for chips reverse engineering.☆275Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆265Updated 3 years ago
- Tiny Tapeout GDS Online Viewer☆23Updated 4 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆122Updated last week
- An FPGA reverse engineering and documentation project☆64Updated last week
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆220Updated 11 months ago
- CoreScore☆171Updated 2 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated last week
- ☆309Updated this week
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆213Updated 2 months ago
- End-to-end synthesis and P&R toolchain☆94Updated last month
- 😎 A curated list of awesome RISC-V implementations☆142Updated 2 years ago