zeroasiccorp / wildebeestLinks
RTL logic synthesis
☆118Updated last month
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆54Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 7 months ago
- Playground for VGA projects on Tiny Tapeout☆66Updated 2 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- WIP 100BASE-TX PHY☆76Updated 11 months ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆472Updated last month
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆46Updated last year
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆305Updated last year
- CoreScore☆168Updated 2 weeks ago
- A computer for human beings.☆47Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 7 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆115Updated this week
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- A modern and open-source cross-platform software for chips reverse engineering.☆273Updated last year
- Silicon Layout Wizard☆189Updated 2 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆196Updated last month
- RISC-V out-of-order core for education and research purposes☆79Updated last week
- FPGA 101 lessons/labs☆397Updated last year
- Example LED blinking project for your FPGA dev board of choice☆186Updated last month
- A bit-serial CPU written in VHDL, with a simulator written in C.☆133Updated last year
- Run 64-bit Linux on LiteX + RocketChip☆205Updated last month
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆207Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- Line rate Ethernet interface for RP2XXX.☆120Updated 8 months ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,271Updated this week
- Support files for participating in a Fomu workshop☆168Updated last year
- Exploring gate level simulation☆58Updated 7 months ago