zeroasiccorp / wildebeestLinks
RTL logic synthesis
☆126Updated 3 months ago
Alternatives and similar repositories for wildebeest
Users that are interested in wildebeest are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆56Updated 3 weeks ago
- ☆161Updated last month
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated 3 weeks ago
- Playground for VGA projects on Tiny Tapeout☆69Updated 2 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆481Updated 3 months ago
- Tiny Tapeout GDS Online Viewer☆23Updated 4 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Updated 6 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- Generate bitstream from FPGA assembly.☆25Updated 2 months ago
- Run 64-bit Linux on LiteX + RocketChip☆209Updated 4 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆68Updated 9 months ago
- WIP 100BASE-TX PHY☆77Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 weeks ago
- An attempt to recreate the RP2040 PIO in an FPGA☆309Updated last year
- A modern and open-source cross-platform software for chips reverse engineering.☆275Updated last year
- A computer for human beings.☆49Updated last year
- Silicon Layout Wizard☆193Updated 2 weeks ago
- CoreScore☆172Updated 2 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆123Updated this week
- End-to-end synthesis and P&R toolchain☆94Updated 2 months ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆135Updated last year
- RISC-V out-of-order core for education and research purposes☆81Updated 3 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- An FPGA-based mechanical keyboard with an integrated USB hub and communication interfaces☆202Updated last month
- ☆308Updated this week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆267Updated 3 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆119Updated 5 months ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,296Updated 2 weeks ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago