jedibobo / FPGA_HW_Acceleration_Social_Disatancing_Monitor
Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020
☆12Updated 2 years ago
Alternatives and similar repositories for FPGA_HW_Acceleration_Social_Disatancing_Monitor:
Users that are interested in FPGA_HW_Acceleration_Social_Disatancing_Monitor are comparing it to the libraries listed below
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆45Updated 7 months ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- ☆24Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- Hardware accelerator for convolutional neural networks☆36Updated 2 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆103Updated 4 years ago
- IC implementation of TPU☆98Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆23Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆38Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆83Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆48Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- ☆53Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 4 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆28Updated last year
- PYNQ Composabe Overlays☆70Updated 8 months ago
- Pynq computer vision examples with an OV5640 camera☆44Updated 4 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆11Updated last year