jedibobo / FPGA_HW_Acceleration_Social_Disatancing_MonitorLinks
Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020
☆12Updated 2 years ago
Alternatives and similar repositories for FPGA_HW_Acceleration_Social_Disatancing_Monitor
Users that are interested in FPGA_HW_Acceleration_Social_Disatancing_Monitor are comparing it to the libraries listed below
Sorting:
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆58Updated 5 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆25Updated last year
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆58Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆43Updated last year
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆24Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- Kria Vitis platforms and overlays☆103Updated 2 months ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Accelerating DNN inference and training on Zynq☆16Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- ☆17Updated 8 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆74Updated last year
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 3 months ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆25Updated 7 years ago
- ☆65Updated 6 years ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆24Updated 2 years ago
- ☆10Updated 7 years ago
- ☆89Updated 5 years ago