jedibobo / FPGA_HW_Acceleration_Social_Disatancing_MonitorLinks
Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020
☆12Updated 2 years ago
Alternatives and similar repositories for FPGA_HW_Acceleration_Social_Disatancing_Monitor
Users that are interested in FPGA_HW_Acceleration_Social_Disatancing_Monitor are comparing it to the libraries listed below
Sorting:
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆27Updated 2 years ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆61Updated 5 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆70Updated last year
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 7 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- Open-Source HLS Examples for Microchip FPGAs☆46Updated 2 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Updated 3 weeks ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- OpenDLA for trying the demo and FPGA solution☆17Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 8 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- AXI-4 RAM Tester Component☆19Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 10 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 5 months ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆26Updated 4 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago