jedibobo / FPGA_HW_Acceleration_Social_Disatancing_MonitorLinks
Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020
☆12Updated 2 years ago
Alternatives and similar repositories for FPGA_HW_Acceleration_Social_Disatancing_Monitor
Users that are interested in FPGA_HW_Acceleration_Social_Disatancing_Monitor are comparing it to the libraries listed below
Sorting:
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 5 years ago
- PYNQ Composabe Overlays☆74Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- Zynq-7000 DPU TRD☆48Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Updated 2 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆45Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆76Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- Kria Vitis platforms and overlays☆112Updated 8 months ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆30Updated 2 years ago
- ☆52Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- ☆10Updated 8 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Updated last year
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Updated 6 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 10 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Updated 6 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- ☆73Updated 7 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- Real-Time Image Processing for ASIC/FGPA☆23Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆27Updated 3 years ago