briansune / USB-PD-3.1-VerilogLinks
USB-PD-3.1-Verilog
☆16Updated last year
Alternatives and similar repositories for USB-PD-3.1-Verilog
Users that are interested in USB-PD-3.1-Verilog are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆22Updated this week
- USB Full Speed PHY☆47Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- ☆30Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- USB 1.1 PHY☆11Updated 11 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- hdmi-ts Project☆12Updated 8 years ago
- USB Type-C Power Delivery FPGA☆25Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 7 months ago
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆15Updated 4 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last week
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- Delta Sigma DAC FPGA☆44Updated 8 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- YPCB-00338-1P1 Hack☆71Updated 10 months ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆70Updated last week
- Xilinx JTAG Toolchain on Digilent Arty board☆17Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Updated 6 years ago
- Open FPGA Modules☆24Updated last year
- IEEE P1735 decryptor for VHDL☆38Updated 10 years ago