briansune / USB-PD-3.1-Verilog
USB-PD-3.1-Verilog
☆12Updated 11 months ago
Alternatives and similar repositories for USB-PD-3.1-Verilog:
Users that are interested in USB-PD-3.1-Verilog are comparing it to the libraries listed below
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- USB Type-C Power Delivery FPGA☆19Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated last week
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆27Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- USB Full Speed PHY☆42Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- Master-thesis-final☆19Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- Delta Sigma DAC FPGA☆37Updated last month
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆51Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- sump3 logic analyzer☆19Updated 3 months ago
- ☆45Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- Artix7 SOM☆16Updated 6 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- ☆36Updated 6 months ago
- FPGA examples on Google Colab☆21Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago