briansune / USB-PD-3.1-VerilogView external linksLinks
USB-PD-3.1-Verilog
☆17Apr 22, 2024Updated last year
Alternatives and similar repositories for USB-PD-3.1-Verilog
Users that are interested in USB-PD-3.1-Verilog are comparing it to the libraries listed below
Sorting:
- USB Type-C Power Delivery FPGA☆28Sep 25, 2022Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- Simple but slow keeloq implementation☆23Sep 24, 2013Updated 12 years ago
- USB PD cc pin monitor implemented in a Tang Nano 9K FPGA.☆19Feb 11, 2024Updated 2 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆21Feb 21, 2025Updated 11 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Amaranth HDL libary for building USB-capable SoC designs.☆26Oct 31, 2025Updated 3 months ago
- ☆11May 31, 2016Updated 9 years ago
- Analysis tool for the CC and CV experiment of supercapacitors☆13Sep 12, 2021Updated 4 years ago
- MiniMax-Provider-Verifier offers a rigorous, vendor-agnostic way to verify whether third-party deployments of the Minimax M2 model are co…☆23Jan 15, 2026Updated 3 weeks ago
- opae.github.io☆10Sep 2, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Prometheus exporter for MQTT☆13Updated this week
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- FPGA core for ISO7816 smart card communication☆13Apr 28, 2022Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- Nix flake for more up-to-date versions of EDA tools☆17Updated this week
- ☆10Aug 15, 2019Updated 6 years ago
- ☆10Apr 28, 2023Updated 2 years ago
- PC sampling profiler for Cortex-M MCUs☆13Jan 23, 2026Updated 3 weeks ago
- Unofficial Gemini client for Android 2.3+☆20Jul 12, 2025Updated 7 months ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- We implement the progressive Improved Progressive BKZ with Lattice Sieving presented in https://eprint.iacr.org/2022/1343, one can call i…☆13Feb 14, 2025Updated last year
- A bare minimum development board for Cortex-A53 Allwinner H616 SoC made with KiCad☆19Jul 4, 2025Updated 7 months ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 4 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Avionics for 2U Rev of Sputnik Satellite☆13Feb 4, 2026Updated last week
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Number Geometry methods: Shortest Vector Problem and Shorter Basis Problem in Lattice (Hamming distance, Bounded distance decoding, bina…☆13May 19, 2023Updated 2 years ago
- ☆18Jan 19, 2026Updated 3 weeks ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago