SawyDust1228 / HSIC-DKL-Yield-Estimation
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for HSIC-DKL-Yield-Estimation
- ☆29Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- ☆9Updated last week
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- ☆72Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆118Updated last month
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆86Updated last year
- An integrated CGRA design framework☆83Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- ☆15Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆54Updated 7 months ago
- 3D-ICE Official github repository☆13Updated last year
- ☆23Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆32Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆113Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆20Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆22Updated last year
- ☆45Updated 2 months ago
- IC implementation of TPU☆86Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- ☆45Updated last month
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆16Updated 8 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago