SawyDust1228 / HSIC-DKL-Yield-EstimationLinks
[ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction
☆13Updated 3 years ago
Alternatives and similar repositories for HSIC-DKL-Yield-Estimation
Users that are interested in HSIC-DKL-Yield-Estimation are comparing it to the libraries listed below
Sorting:
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆76Updated 7 months ago
- 3D-ICE Official github repository☆28Updated last month
- Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator, HPCA'24☆40Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆146Updated 2 years ago
- ☆39Updated 4 years ago
- ☆21Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆62Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆25Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆113Updated 2 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆188Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- a Computing In Memory emULATOR framework☆14Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- ☆71Updated 2 months ago
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆20Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆152Updated 8 months ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- A list of our chiplet simulaters☆46Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- GT3 PDK☆18Updated last month
- ☆97Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆179Updated last year
- ☆18Updated last year
- An integrated CGRA design framework☆91Updated 9 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆61Updated 9 months ago
- ☆91Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year