RISMicroDevices / RMM4NC30F2XLinks
Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
☆11Updated 2 years ago
Alternatives and similar repositories for RMM4NC30F2X
Users that are interested in RMM4NC30F2X are comparing it to the libraries listed below
Sorting:
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- ☆18Updated 2 years ago
- ☆67Updated 3 months ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- ☆33Updated 2 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆24Updated 9 months ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆11Updated 3 weeks ago
- ☆29Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- ☆22Updated 2 years ago
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆16Updated 8 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Pick your favorite language to verify your chip.☆49Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- RISC-V 64 CPU☆10Updated 2 years ago
- ☆86Updated last month
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- The official website of One Student One Chip project.☆10Updated last month
- ☆64Updated last month
- Documentation for XiangShan Design☆26Updated last week
- ☆21Updated 2 months ago
- ☆66Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆12Updated 10 months ago