Alternatives and similar repositories for RV64emu-rs

Users that are interested in RV64emu-rs are comparing it to the libraries listed below

• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆62Updated 3 years ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆85Updated last month
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆21Updated 2 weeks ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆105Updated 7 months ago
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆45Updated 2 months ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆40Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 7 months ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated last week
• OpenXiangShan / nexus-am
  ☆35Updated last month
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆76Updated last year
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆42Updated 11 months ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆34Updated 10 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆119Updated last week
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆32Updated last year
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆43Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆55Updated last year
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆94Updated 2 months ago
• riscv-software-src / riscof
  ☆83Updated 3 months ago
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆59Updated last year
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆20Updated 3 months ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆95Updated 2 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• riscv-non-isa / riscv-external-debug-security
  The RISC-V External Debug Security Specification
  ☆19Updated last week
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆39Updated last month