Alternatives and similar repositories for RV64emu-rs

Users that are interested in RV64emu-rs are comparing it to the libraries listed below

• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆62Updated 3 years ago
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆42Updated 3 weeks ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆41Updated 9 months ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆92Updated last month
• jiegec / jtag-remote-server
  Remote JTAG server for remote debugging
  ☆39Updated last year
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆81Updated 3 weeks ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆24Updated 9 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆39Updated 2 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆20Updated last month
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 6 months ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆18Updated 5 months ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆42Updated last week
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆116Updated 6 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆115Updated this week
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆31Updated last year
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 5 months ago
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆54Updated last year
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆72Updated last year
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆56Updated last week
• chipsalliance / tilelink
  ☆30Updated 5 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated 6 months ago
• yamak / axi-nodes
  ☆19Updated 3 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated last year
• riscv / riscv-aia
  ☆89Updated last month
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆37Updated last year