adaptrum-richard / risc-v-bmView external linksLinks
☆18Jul 5, 2023Updated 2 years ago
Alternatives and similar repositories for risc-v-bm
Users that are interested in risc-v-bm are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 9, 2026Updated last week
- A teaching operating system on raspberry pi 3/4 ported from xv6☆16Feb 25, 2022Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- A simple os in Raspberry Pi 3B☆19Jan 20, 2023Updated 3 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 3 months ago
- ☆20Oct 31, 2019Updated 6 years ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated last week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆36Jan 29, 2025Updated last year
- ☆22Sep 24, 2023Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated 2 weeks ago
- Course Website for OS 2020 Fall at Fudan University☆21May 31, 2021Updated 4 years ago
- Intermals_of_Linux_device_driver☆26Jul 4, 2018Updated 7 years ago
- ☆32Jan 21, 2026Updated 3 weeks ago
- ☆12Aug 12, 2022Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Feb 9, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated 3 weeks ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆42Jun 30, 2019Updated 6 years ago
- ☆46Jul 2, 2023Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- Luo Yong' blog pages☆10Aug 1, 2014Updated 11 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 9 years ago
- ☆10Dec 30, 2020Updated 5 years ago
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago