TaoHuUMD / Winograd_ConvolutionLinks
A Winograd based kernel for convolutions in deep learning framework
☆15Updated 7 years ago
Alternatives and similar repositories for Winograd_Convolution
Users that are interested in Winograd_Convolution are comparing it to the libraries listed below
Sorting:
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- ☆30Updated 2 years ago
- ☆26Updated 8 years ago
- Winograd-based convolution implementation in OpenCL☆28Updated 8 years ago
- ☆44Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- ☆21Updated 6 years ago
- implementation of winograd minimal convolution algorithm on Intel Architecture☆39Updated 7 years ago
- ICML2017 MEC: Memory-efficient Convolution for Deep Neural Network C++实现(非官方)☆17Updated 6 years ago
- Efficient Sparse-Winograd Convolutional Neural Networks (ICLR 2018)☆191Updated 6 years ago
- how to design cpu gemm on x86 with avx256, that can beat openblas.☆70Updated 6 years ago
- tophub autotvm log collections☆69Updated 2 years ago
- symmetric int8 gemm☆66Updated 5 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago
- Optimizing Mobile Deep Learning on ARM GPU with TVM☆181Updated 6 years ago
- GPU implementation of Winograd convolution☆10Updated 7 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 11 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated 11 months ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆53Updated 5 years ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆53Updated 8 years ago
- 记录阅读各类paper的想法笔记(关注体系结构,机器学习系统,深度学习,计算机视觉)☆25Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- ☆13Updated 5 years ago
- Subpart source code of of deepcore v0.7☆27Updated 4 years ago
- ☆19Updated 2 months ago
- A NVDLA Loadable Parser.☆11Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago