tongchen126 / fpga_pcie_ethernetLinks
☆16Updated 3 years ago
Alternatives and similar repositories for fpga_pcie_ethernet
Users that are interested in fpga_pcie_ethernet are comparing it to the libraries listed below
Sorting:
- Simplified environment for litex☆14Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 9 months ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆20Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆18Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆23Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year