tongchen126 / fpga_pcie_ethernet
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for fpga_pcie_ethernet
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Simplified environment for litex☆13Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 6 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- ☆20Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Updated 4 years ago
- ☆19Updated last year
- SD device emulator from ProjectVault☆14Updated 5 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆20Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- PCIe adapter for an FPGA accelerator for Open CloudServer☆21Updated 4 years ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 8 months ago
- ☆11Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- ☆17Updated 3 years ago
- ☆22Updated 4 years ago