tongchen126 / fpga_pcie_ethernet
☆15Updated 2 years ago
Alternatives and similar repositories for fpga_pcie_ethernet:
Users that are interested in fpga_pcie_ethernet are comparing it to the libraries listed below
- Simplified environment for litex☆14Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 11 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆19Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- CRUVI Standard Specifications☆17Updated 10 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- ☆20Updated 2 years ago
- ☆12Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year