Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆48Updated 6 years ago
Related projects: ⓘ
- HLS for Networks-on-Chip☆27Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆70Updated 5 years ago
- ☆35Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- ☆58Updated 5 years ago
- IC implementation of TPU☆84Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- ☆28Updated 2 weeks ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆101Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- eyeriss-chisel3☆35Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆47Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- ☆41Updated 4 years ago
- A repository for SystemC Learning examples☆60Updated last year
- HLS implemented systolic array structure☆38Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆38Updated 5 years ago
- ☆45Updated 9 months ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated 10 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- ☆39Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆47Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆79Updated 3 years ago