Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆51Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS:
Users that are interested in High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS are comparing it to the libraries listed below
- Tutorials on HLS Design☆51Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆60Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆71Updated 5 years ago
- A repository for SystemC Learning examples☆64Updated 2 years ago
- ☆64Updated 2 years ago
- ☆40Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago
- CNN accelerator☆27Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆65Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- ☆33Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆49Updated this week
- ☆50Updated 3 years ago
- ☆39Updated 5 years ago
- ☆14Updated 5 years ago
- ☆27Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆85Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 5 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago