Logic synthesis system from UC Berkeley
☆48Feb 26, 2025Updated last year
Alternatives and similar repositories for logic-synthesis
Users that are interested in logic-synthesis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 6 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- ☆13Aug 17, 2026Updated 2 months ago
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆13Dec 5, 2019Updated 6 years ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- ☆16Jul 1, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A logic synthesis tool☆91Aug 8, 2026Updated 2 months ago
- ☆20Oct 2, 2026Updated 3 weeks ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 10 months ago
- Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley☆70Apr 21, 2026Updated 6 months ago
- ☆15Sep 30, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- BuDDy BDD package (with CMake support)☆16May 7, 2024Updated 2 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- ☆21Dec 29, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simplifier of logical functions using Quine-McCluskey algorithm☆27Jun 24, 2018Updated 8 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 8 months ago