Logic synthesis system from UC Berkeley
☆47Feb 26, 2025Updated last year
Alternatives and similar repositories for logic-synthesis
Users that are interested in logic-synthesis are comparing it to the libraries listed below
Sorting:
- The modern shell for SIS (the circuit simulator and optimizer)☆10Feb 5, 2024Updated 2 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Collezione di codice LaTex di dispense scritte per alcuni corsi della Laurea in Informatica dell'Università di Verona☆89Dec 16, 2023Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- Appunti e forse consigli per sopravvivere ad informatica☆26Oct 2, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- A logic synthesis tool☆86Sep 8, 2025Updated 6 months ago
- ☆19Jul 12, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆23Jun 23, 2024Updated last year
- ☆15May 24, 2023Updated 2 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- Niklas Een's ABC/ZZ framework☆24May 14, 2022Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 2 months ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- ☆19Dec 21, 2020Updated 5 years ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- ☆20Oct 27, 2022Updated 3 years ago
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- ☆10Feb 10, 2025Updated last year
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- ☆20Mar 1, 2021Updated 5 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆70Jan 13, 2025Updated last year