Alternatives and similar repositories for logic-synthesis

Users that are interested in logic-synthesis are comparing it to the libraries listed below

• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆168Updated 5 years ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆24Updated 3 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆119Updated 8 months ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• lsils / mockturtle
  C++ logic network library
  ☆275Updated 4 months ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 7 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆178Updated 3 weeks ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆17Updated 2 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆31Updated 3 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆186Updated last year
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• pymtl / pymtl3-hardfloat
  PyMTL3 wrapper of the Berkeley Hardfloat IP
  ☆10Updated 2 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆110Updated 5 months ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆70Updated 3 weeks ago
• tdb-alcorn / chisel-formal
  ☆24Updated 4 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆86Updated last week
• nbulsi / also
  A logic synthesis tool
  ☆84Updated 5 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆57Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated last week
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆15Updated 8 years ago
• comsec-group / cellift-yosys
  A fork of Yosys that integrates the CellIFT pass
  ☆13Updated 6 months ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆30Updated 6 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆153Updated last month