riscv-admin / trusted-computingLinks
☆22Updated last year
Alternatives and similar repositories for trusted-computing
Users that are interested in trusted-computing are comparing it to the libraries listed below
Sorting:
- Group administration repository for Tech: IOPMP Task Group☆13Updated 5 months ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆56Updated 2 weeks ago
- RISC-V Security HC admin repo☆18Updated 4 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆16Updated 2 weeks ago
- ☆21Updated 2 years ago
- ☆38Updated 2 years ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated last year
- ☆23Updated 2 months ago
- The MIT Sanctum processor top-level project☆28Updated 5 years ago
- Reference implementation of Arm-CCA RMM specification☆52Updated this week
- This is the main repo for Penglai.☆69Updated last year
- A rust implementation for DMTF SPDM protocol to support Confidential Computing☆32Updated last week
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago
- Risc-V hypervisor for TEE development☆116Updated 2 weeks ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆22Updated last week
- rv8 benchmark suite☆20Updated 4 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆39Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- Trust Domain Extensions (TDX) is introducing new, architectural elements to help deploy hardware-isolated, virtual machines (VMs) called …☆62Updated last month
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆10Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- RISC-V Security Model☆30Updated 3 weeks ago
- ☆86Updated 2 weeks ago
- Linux kernel source tree☆27Updated last month
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆18Updated last month
- ☆32Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 8 months ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆34Updated 4 years ago