riscv-admin / trusted-computing

Related projects ⓘ

Alternatives and complementary repositories for trusted-computing

• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated last week
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆50Updated last month
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated last month
• riscvarchive / riscv-tee
  ☆37Updated 2 years ago
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆65Updated last year
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• TwinVisor / twinvisor-prototype
  ☆21Updated 2 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆17Updated 4 years ago
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆25Updated 11 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆54Updated 3 months ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆14Updated 3 weeks ago
• intel / tee-io-validator
  ☆12Updated this week
• hku-systems / cronus
  ☆16Updated 2 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• jasonyu1996 / elasticlave
  ☆21Updated last year
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆98Updated last year
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆35Updated 5 months ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 5 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated last month
• AMDESE / linux
  Linux kernel source tree
  ☆26Updated this week
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆25Updated 2 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated 2 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• rivosinc / JumpStart
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Updated 3 months ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆27Updated last year
• Compass-All / CCS22-StrongBox
  ☆30Updated 2 years ago
• michaeljclark / rv8-bench
  rv8 benchmark suite
  ☆18Updated 4 years ago