Alternatives and similar repositories for trusted-computing:

Users that are interested in trusted-computing are comparing it to the libraries listed below

• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 2 months ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆52Updated last month
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆16Updated last month
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆12Updated 5 months ago
• riscv-admin / uarch-side-channels
  ☆15Updated 2 months ago
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• TwinVisor / twinvisor-prototype
  ☆21Updated 2 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• ccc-spdm-tools / spdm-rs
  A rust implementation for DMTF SPDM protocol to support Confidential Computing
  ☆25Updated last week
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆68Updated last year
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆106Updated last year
• hku-systems / cronus
  ☆16Updated 2 years ago
• TF-RMM / tf-rmm
  Reference implementation of Arm-CCA RMM specification
  ☆46Updated last week
• jasonyu1996 / elasticlave
  ☆22Updated last year
• Compass-All / CCS22-StrongBox
  ☆31Updated 2 years ago
• intel / tdx
  ☆85Updated this week
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆58Updated 6 months ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆17Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 4 months ago
• intel / tee-io-validator
  ☆15Updated this week
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆10Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆18Updated 4 years ago
• michaeljclark / rv8-bench
  rv8 benchmark suite
  ☆18Updated 4 years ago
• rivosinc / JumpStart
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Updated 6 months ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 4 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆43Updated this week