RISC-V Core Local Interrupt Controller (CLINT)
☆34Aug 7, 2026Updated 2 months ago
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Aug 9, 2026Updated 2 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- ☆106Jul 20, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15May 24, 2025Updated last year
- ☆15Jul 5, 2019Updated 7 years ago
- System on Chip verified with UVM/OSVVM/FV☆37Aug 7, 2026Updated 2 months ago
- ☆20Dec 21, 2020Updated 5 years ago
- IREE compiler and runtime for Snitch☆15May 14, 2026Updated 4 months ago
- Description of a RISC-V architecture based on MIPS 3000☆15Apr 24, 2023Updated 3 years ago
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆43Jan 14, 2022Updated 4 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆55Jan 13, 2025Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- A minimalistic Operating System relying on a basic bootloader and a small kernel capable of loading a given application☆12Jul 11, 2018Updated 8 years ago
- BiscuitOS Broiler an X86 emulator and virtualizer. Run BiscuitOS Distro for Mainstram Linux on X86 Architecture.☆21Nov 10, 2024Updated last year
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Sep 26, 2026Updated 2 weeks ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- RISC-V Torture Test☆225Jul 11, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated last week
- Toy RISC-V emulator☆16Oct 10, 2017Updated 8 years ago
- PLIC Specification☆157Jul 20, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆56Oct 1, 2026Updated last week
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 3 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago