RISC-V Core Local Interrupt Controller (CLINT)
☆34Aug 7, 2026Updated 2 months ago
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Oct 21, 2026Updated last week
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15May 24, 2025Updated last year
- System on Chip verified with UVM/OSVVM/FV☆37Oct 19, 2026Updated last week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- IREE compiler and runtime for Snitch☆15May 14, 2026Updated 5 months ago
- ☆15Jul 5, 2019Updated 7 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- ☆109Jul 20, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- Description of a RISC-V architecture based on MIPS 3000☆15Apr 24, 2023Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 3 months ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PLIC Specification☆158Jul 20, 2026Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- ☆43Jan 14, 2022Updated 4 years ago
- ☆11Aug 1, 2021Updated 5 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆34Feb 6, 2020Updated 6 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- Small footprint and configurable JESD204B/JESD204C core☆60Sep 24, 2026Updated last month
- A high-efficiency system-on-chip for floating-point compute workloads.☆57Jan 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Quite OK image compression Verilog implementation☆26Oct 8, 2026Updated 3 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- A minimalistic Operating System relying on a basic bootloader and a small kernel capable of loading a given application☆12Jul 11, 2018Updated 8 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Simple runtime for Pulp platforms☆56Jul 7, 2026Updated 3 months ago