RISC-V Core Local Interrupt Controller (CLINT)
☆30Mar 10, 2026Updated last week
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below
Sorting:
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Mar 9, 2026Updated last week
- ☆17Dec 21, 2020Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Jan 13, 2025Updated last year
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- ☆99Mar 14, 2026Updated last week
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 5 months ago
- System on Chip verified with UVM/OSVVM/FV☆33Feb 28, 2026Updated 3 weeks ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆12Aug 21, 2023Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆289Updated this week
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Common SystemVerilog components☆728Updated this week
- A minimalistic Operating System relying on a basic bootloader and a small kernel capable of loading a given application☆12Jul 11, 2018Updated 7 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- Web-based RISC-V superscalar simulator☆20Mar 23, 2025Updated 11 months ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- ☆47Updated this week
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆10Feb 11, 2026Updated last month
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- PLIC Specification☆152Mar 14, 2026Updated last week
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- ☆32Jan 21, 2026Updated 2 months ago
- RISC-V IOMMU Specification☆152Mar 14, 2026Updated last week