RISC-V Core Local Interrupt Controller (CLINT)
☆32Apr 8, 2026Updated 2 months ago
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Jun 9, 2026Updated 2 weeks ago
- ☆18Dec 21, 2020Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆48Jan 13, 2025Updated last year
- ☆14Jul 5, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆103Jun 11, 2026Updated 2 weeks ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- IREE compiler and runtime for Snitch☆15May 14, 2026Updated last month
- System on Chip verified with UVM/OSVVM/FV☆36Jun 19, 2026Updated last week
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 8 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- ☆43Jan 14, 2022Updated 4 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Jun 5, 2026Updated 3 weeks ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆20Jun 16, 2022Updated 4 years ago
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- RISC-V Torture Test☆217Jul 11, 2024Updated last year
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- BiscuitOS Broiler an X86 emulator and virtualizer. Run BiscuitOS Distro for Mainstram Linux on X86 Architecture.☆21Nov 10, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog components☆762Updated this week
- A minimalistic Operating System relying on a basic bootloader and a small kernel capable of loading a given application☆12Jul 11, 2018Updated 7 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 5 months ago
- Web-based RISC-V superscalar simulator☆20Mar 23, 2025Updated last year
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- PLIC Specification☆153Apr 8, 2026Updated 2 months ago
- ☆50May 22, 2026Updated last month
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- An attendance calculator web extension that integrates with the PESU Academy webpage☆10Sep 29, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- RISC-V Formal Verification Framework☆200Jun 3, 2026Updated 3 weeks ago