RISC-V Core Local Interrupt Controller (CLINT)
☆30Feb 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below
Sorting:
- ☆17Dec 21, 2020Updated 5 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 10, 2026Updated 2 weeks ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated last month
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated last month
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- BiscuitOS Broiler an X86 emulator and virtualizer. Run BiscuitOS Distro for Mainstram Linux on X86 Architecture.☆21Nov 10, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆99Updated this week
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- RISC-V IOMMU Specification☆147Updated this week
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- ☆32Jan 21, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆286Feb 22, 2026Updated last week
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Jul 27, 2024Updated last year
- Common SystemVerilog components☆713Updated this week
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Jan 13, 2025Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆34Updated this week
- ☆14May 24, 2025Updated 9 months ago
- ☆47Feb 20, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month
- Platform Level Interrupt Controller☆45May 10, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month