RISC-V Core Local Interrupt Controller (CLINT)
☆30Apr 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Apr 20, 2026Updated last week
- ☆17Dec 21, 2020Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- A high-efficiency system-on-chip for floating-point compute workloads.☆46Jan 13, 2025Updated last year
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14Jul 5, 2019Updated 6 years ago
- ☆100Apr 18, 2026Updated last week
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 6 months ago
- System on Chip verified with UVM/OSVVM/FV☆35Apr 20, 2026Updated last week
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 6 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year