RISC-V Core Local Interrupt Controller (CLINT)
☆33Aug 7, 2026Updated 3 weeks ago
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Aug 9, 2026Updated 3 weeks ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆24Jun 14, 2026Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- ☆106Jul 20, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆15May 24, 2025Updated last year
- System on Chip verified with UVM/OSVVM/FV☆36Aug 7, 2026Updated 3 weeks ago
- ☆15Jul 5, 2019Updated 7 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- ☆43Jan 14, 2022Updated 4 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆54Jan 13, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 weeks ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- A minimalistic Operating System relying on a basic bootloader and a small kernel capable of loading a given application☆12Jul 11, 2018Updated 8 years ago
- BiscuitOS Broiler an X86 emulator and virtualizer. Run BiscuitOS Distro for Mainstram Linux on X86 Architecture.☆21Nov 10, 2024Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 6 months ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆14Aug 21, 2023Updated 3 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Jun 29, 2026Updated 2 months ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 7 months ago
- RISC-V Torture Test☆221Jul 11, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PLIC Specification☆156Jul 20, 2026Updated last month
- ☆55Aug 19, 2026Updated last week
- ☆12Feb 16, 2019Updated 7 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago