pulp-platform / clintLinks
RISC-V Core Local Interrupt Controller (CLINT)
☆28Updated 4 months ago
Alternatives and similar repositories for clint
Users that are interested in clint are comparing it to the libraries listed below
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Platform Level Interrupt Controller☆43Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RISC-V Nox core☆68Updated 3 months ago
- ☆99Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆45Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ☆109Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- An implementation of RISC-V☆42Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year