SoC for muntjac
☆13Jun 18, 2025Updated 9 months ago
Alternatives and similar repositories for muntjac-soc
Users that are interested in muntjac-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆107Apr 28, 2025Updated 10 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- TNT (Trace the Naughty Tunnels) is an extension to Paris traceroute for revealing most (if not all) hidden MPLS tunnels along a path.☆15Jan 28, 2022Updated 4 years ago
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 2 years ago
- bazel build rules for creating ebooks in PDF, EPUB and MOBI format☆12Mar 15, 2026Updated last week
- Bazel Extension for downloading and extracting Debian/Ubuntu packages.☆16Jan 13, 2026Updated 2 months ago
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Mar 15, 2026Updated last week
- ☆48Jul 2, 2023Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- RISC-V bazel toolchains for GCC compilation☆13Apr 5, 2024Updated last year
- Hello world program running under CP/M-80, crosscompiled with SDCC (based on sources from N8VEM)☆14Jan 3, 2015Updated 11 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago
- SDK for RV32M1 RISCV cores☆17Apr 18, 2019Updated 6 years ago
- code for ICCVW paper 'Graph Cuts Loss to Boost Model Accuracy and Generalizability for Medical Image Segmentation'.☆16Oct 11, 2021Updated 4 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Jul 10, 2024Updated last year
- Example of using bazel deps in a jupyter notebook☆14Jan 11, 2024Updated 2 years ago
- A Minecraft Forge Mod for 1.19 used in my YouTube tutorials.☆18Dec 11, 2022Updated 3 years ago
- An implemenetation of Kolmogorov and Zabih’s Graph Cuts Stereo Matching Algorithm☆15Feb 27, 2019Updated 7 years ago
- ☆17Dec 18, 2018Updated 7 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 2 months ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- Generate bitstream from FPGA assembly.☆27Feb 23, 2026Updated last month
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 2 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆16Updated this week
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- Docker image for NS-3 Network Simulator v.3.30☆13Apr 11, 2021Updated 4 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 9 months ago
- 利用最大流最小割实现图片分割☆21Nov 29, 2020Updated 5 years ago
- ☆37Dec 24, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Trying to figure various CPU things out☆94Jan 24, 2026Updated 2 months ago
- ☆16Jul 10, 2025Updated 8 months ago