riscv-non-isa / riscv-ras-eriView on GitHub
The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register interface to enable error detection, provide the facility to log the detected errors, and configuration.
11Mar 1, 2026Updated last week

Alternatives and similar repositories for riscv-ras-eri

Users that are interested in riscv-ras-eri are comparing it to the libraries listed below

Sorting:

Are these results useful?