[No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
☆43Aug 15, 2025Updated 7 months ago
Alternatives and similar repositories for opensbi-h
Users that are interested in opensbi-h are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- ☆20Mar 1, 2026Updated 3 weeks ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 4 months ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 2 weeks ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- Serialize & deserialize device tree binary using serde☆23Dec 4, 2025Updated 3 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 3 years ago
- 遍历设备树二进制对象☆14Nov 22, 2025Updated 4 months ago
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- ☆38Aug 6, 2022Updated 3 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Mar 16, 2026Updated last week
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- ☆42Nov 5, 2023Updated 2 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆19Oct 13, 2015Updated 10 years ago
- Simple RISC-V SBI runtime library; designated for supervisor use☆25Jan 10, 2024Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Updated this week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- ☆165Oct 28, 2025Updated 4 months ago
- ☆32Updated this week
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- 调试大师：你见过最强的内核调试器☆36May 6, 2021Updated 4 years ago
- PLIC Specification☆152Updated this week
- 🎉My Collections of CUDA Kernels~☆10Jun 25, 2024Updated last year
- The file system module for rCore OS.☆50Jun 13, 2024Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 6 months ago
- tenjint is a Python 3-based platform for virtual machine introspection (VMI) on x86 and ARM. This is main Python 3 tenjint library.☆11Feb 9, 2021Updated 5 years ago
- RISC-V IOMMU Specification☆152Mar 14, 2026Updated last week