dramforever / opensbi-h

Related projects: ⓘ

• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆15Updated 2 weeks ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆31Updated 9 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆30Updated 9 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆54Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆12Updated 2 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆15Updated last year
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆21Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆84Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• CircuitCoder / MeoWave
  ☆10Updated last year
• riscv / virtual-memory
  ☆34Updated 3 years ago
• riscv-non-isa / riscv-semihosting
  ☆27Updated last month
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated last year
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 2 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆27Updated 8 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆32Updated 2 weeks ago
• chipsalliance / chisel-nix
  Nix scripts used to manage the chisel projects.
  ☆19Updated this week
• drom / rv
  RISC-V Online Help
  ☆33Updated 8 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆15Updated this week
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆40Updated 2 years ago
• riscv-non-isa / riscv-uefi
  ☆23Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 2 years ago
• sifive / riscv-vector-intrinsic-fuzzing
  A random fuzz generator for the RISC-V vector extension intrinsics
  ☆16Updated this week
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• jiegec / kb
  My knowledge base
  ☆36Updated last month
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆14Updated 10 months ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆18Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆31Updated this week
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆28Updated 2 years ago