freecores / bluespec-h264Links
Bluespec H.264 Decoder
☆12Updated 11 years ago
Alternatives and similar repositories for bluespec-h264
Users that are interested in bluespec-h264 are comparing it to the libraries listed below
Sorting:
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 11 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆28Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 10 months ago
- Generic AXI master stub☆19Updated 11 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- PNG encoder, implemented in VHDL☆23Updated last year
- ☆27Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- ☆10Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- Verilog PCI express components☆24Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆127Updated 2 weeks ago
- ☆21Updated 5 years ago