Bluespec H.264 Decoder
☆12Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for bluespec-h264
Users that are interested in bluespec-h264 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- ☆11Jan 2, 2026Updated 9 months ago
- Zet - The x86 (IA-32) open implementation☆22Jul 17, 2014Updated 12 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- JTAG Test Access Port (TAP)☆42Jul 17, 2014Updated 12 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆23Jul 17, 2014Updated 12 years ago
- ☆13Aug 12, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PCI bridge☆20Jul 17, 2014Updated 12 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆14Oct 24, 2023Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Using tuntap to simulate router port, implement software router and related network functions with C.☆16Sep 27, 2020Updated 6 years ago
- ☆17Jan 5, 2022Updated 4 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Two Hour Operating System☆12Jan 3, 2013Updated 13 years ago
- Working on a Performance Analyser using ImGui☆12Aug 31, 2017Updated 9 years ago
- ☆12Jan 11, 2023Updated 3 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Sep 26, 2026Updated 3 weeks ago
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 3 weeks ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆15Jun 6, 2016Updated 10 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 5 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- vuejs学习小例子☆13Jun 10, 2021Updated 5 years ago
- A core language for rule-based hardware design 🦑☆189Dec 10, 2025Updated 10 months ago
- Example RPC service for blog post☆17Jul 13, 2019Updated 7 years ago
- ☆12Jan 21, 2021Updated 5 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago