freecores / bluespec-h264Links
Bluespec H.264 Decoder
☆11Updated 11 years ago
Alternatives and similar repositories for bluespec-h264
Users that are interested in bluespec-h264 are comparing it to the libraries listed below
Sorting:
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- An Ethernet MAC conforming to IEEE 802.3☆22Updated 8 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- Verilog PCI express components☆22Updated 2 years ago
- A Synthesizable implementation of H.264 Video Decoding☆32Updated 9 years ago
- LowRISC port to Zedboard☆13Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Wishbone SATA Controller☆19Updated last month
- PCI Express controller model☆58Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 11 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- ☆39Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- ☆26Updated 4 years ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago