starfive-tech / bootloader_recoveryLinks
☆12Updated 3 years ago
Alternatives and similar repositories for bootloader_recovery
Users that are interested in bootloader_recovery are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 years ago
- Bootloader recovery and updater tool for StarFive JH71x0 SoCs.☆15Updated 3 years ago
- ☆14Updated 3 years ago
- ☆18Updated 3 months ago
- SiFive OpenEmbedded / Yocto BSP Layer☆53Updated last month
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆52Updated this week
- ☆63Updated 2 years ago
- Reverse engineering of BL602 blobs☆100Updated 2 years ago
- ☆12Updated last year
- ☆81Updated 4 years ago
- ☆28Updated 3 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 3 weeks ago
- RISC-V Configuration Structure☆41Updated 10 months ago
- An FPGA reverse engineering and documentation project☆53Updated last week
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- ☆30Updated 3 years ago
- ☆49Updated 3 months ago
- Documentation and status of UEFI on RISC-V☆61Updated 4 years ago
- Documentation of the BL602 IC☆65Updated 2 years ago
- VSCode extension to interface with Patchwork☆11Updated last year
- Implementation of the `embedded-hal` traits for E310x microcontrollers☆17Updated last year
- RP2040 bootloader in Rust☆45Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆12Updated last year
- Embedded Rust Peripheral Access Crate for Bouffalo chips☆48Updated 2 years ago
- This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp☆56Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Hardware Abstract Layer for BL602 RISC-V WiFi + BLE SoC in embedded Rust☆78Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆13Updated 2 months ago