Alternatives and similar repositories for opensbi:

Users that are interested in opensbi are comparing it to the libraries listed below

• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆78Updated 3 years ago
• bigmagic123 / riscv64_opensbi_baremetal
  riscv64 opensbi baremetal
  ☆10Updated 4 years ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆45Updated 6 months ago
• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆34Updated last week
• ruyisdk / ruyi
  RuyiSDK Package Manager
  ☆20Updated last week
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆18Updated 6 months ago
• RvOSLab / lzu_oslab
  A simple OS running on RISC-V for education
  ☆22Updated last year
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆41Updated 3 weeks ago
• plctlab / plct-qemu
  PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。
  ☆28Updated 6 months ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆54Updated last year
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆69Updated last week
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆134Updated 3 years ago
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆36Updated last month
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆89Updated 4 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆56Updated 3 years ago
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆35Updated last year
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆111Updated 3 months ago
• foxsen / qemu-loongarch-runenv
  Environment for experimenting loongarch bios and OS on X86 machines
  ☆59Updated last year
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• LiuJiLan / RVOS_On_VisionFive2
  RVOS在VisionFive2开发板上的移植。
  ☆15Updated 9 months ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆30Updated 2 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• SKT-CPUOS / xv6-loongarch-exp
  ☆24Updated 2 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆54Updated 2 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• oscomp / proj7-terminus
  可运行OS的RISCV-64的硬件模拟器设计与实现
  ☆22Updated 3 years ago
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆97Updated 2 months ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆48Updated 3 years ago
• ruyisdk / linux-xuantie-kernel
  ☆26Updated last week