Alternatives and similar repositories for opensbi:

Users that are interested in opensbi are comparing it to the libraries listed below

• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆78Updated 3 years ago
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆37Updated last month
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆46Updated last week
• ruyisdk / ruyi
  RuyiSDK Package Manager
  ☆21Updated this week
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆38Updated 3 months ago
• bigmagic123 / riscv64_opensbi_baremetal
  riscv64 opensbi baremetal
  ☆10Updated 4 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆33Updated last year
• ruyisdk / linux-xuantie-kernel
  ☆28Updated last week
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆47Updated 7 months ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆55Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆45Updated this week
• plctlab / plct-toolbox
  PLCT工具箱
  ☆31Updated 2 years ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆74Updated last week
• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆36Updated last week
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆18Updated 7 months ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆14Updated last year
• foxsen / qemu-loongarch-runenv
  Environment for experimenting loongarch bios and OS on X86 machines
  ☆61Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• android-la64 / docs
  ☆18Updated last month
• RvOSLab / lzu_oslab
  A simple OS running on RISC-V for education
  ☆23Updated last year
• chinchilla222 / nezha-d1
  build mainline SBI and Linux for allwinner D1 nezha board
  ☆10Updated 3 years ago
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆89Updated 5 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆61Updated last month
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• jiegec / blog-source
  The source of my blog.
  ☆15Updated this week
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆115Updated 4 months ago
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆98Updated 3 months ago