Alternatives and similar repositories for learn:

Users that are interested in learn are comparing it to the libraries listed below

• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆369Updated 3 weeks ago
• splinedrive / kianRiscV
  RISC-V Linux SoC, marchID: 0x2b
  ☆804Updated last week
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆567Updated last year
• riscv-software-src / riscv-tests
  ☆957Updated 3 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆551Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆479Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆972Updated 3 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆614Updated last month
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆203Updated 2 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆820Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,514Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,500Updated last month
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆825Updated last week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,709Updated this week
• m3y54m / FPGA-ASIC-Roadmap
  A roadmap for those who want to build a career as an FPGA / ASIC Engineer
  ☆310Updated 3 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,018Updated 6 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆997Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,792Updated this week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆111Updated last week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,157Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆734Updated this week
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆392Updated last week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,403Updated 3 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆356Updated 7 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆552Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆709Updated 3 weeks ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆952Updated 4 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,012Updated last year
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,492Updated 2 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,081Updated last month