Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,719Aug 11, 2026Updated this week
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆180Feb 2, 2026Updated 6 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,638Nov 18, 2025Updated 8 months ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆376Apr 2, 2026Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆155Oct 2, 2025Updated 10 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆597Jul 19, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…☆26Dec 13, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆264Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆967Updated this week
- RISC-V Instruction Set Manual☆4,753Updated this week
- ☆506Apr 25, 2026Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,192Updated this week
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,107May 29, 2026Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,353Jul 29, 2026Updated 2 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆161Oct 21, 2023Updated 2 years ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆479Jul 23, 2026Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆795Updated this week
- CORE-V Family of RISC-V Cores☆366Mar 31, 2026Updated 4 months ago
- GNU toolchain for RISC-V, including GCC☆4,585Jul 15, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,232Updated this week
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- ☆1,229Aug 4, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,062Updated this week
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated last year
- Open Logic FPGA Standard Library☆997Jul 31, 2026Updated last week
- List of awesome open source hardware tools, generators, and reusable designs☆2,392Mar 2, 2026Updated 5 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 5 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,005Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SERV - The SErial RISC-V CPU☆1,857Jul 10, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,321Jul 31, 2026Updated last week
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,373Jul 23, 2026Updated 2 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆507Updated this week
- RISC-V Assembly Programmer's Manual☆1,640Aug 3, 2026Updated last week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 weeks ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆547Jul 18, 2025Updated last year