Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,634Apr 15, 2026Updated last month
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,542Nov 18, 2025Updated 6 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆165Feb 2, 2026Updated 4 months ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆355Apr 2, 2026Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆544Updated this week
- Self checking RISC-V directed tests☆124Jun 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,090May 29, 2026Updated last week
- RISC-V Instruction Set Manual☆4,653Updated this week
- RISC-V Nox core☆72Jul 22, 2025Updated 10 months ago
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆148Oct 2, 2025Updated 8 months ago
- ☆492Apr 25, 2026Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆129Dec 17, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆243May 12, 2026Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆57Nov 16, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116May 27, 2026Updated 2 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆890Updated this week
- RISC-V Opcodes☆857May 20, 2026Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆355Mar 31, 2026Updated 2 months ago
- RISC-V Architecture Profiles☆188Apr 22, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,127Updated this week
- GNU toolchain for RISC-V, including GCC☆4,520Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- List of awesome open source hardware tools, generators, and reusable designs☆2,346Mar 2, 2026Updated 3 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- ☆1,202Jun 3, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,340May 27, 2026Updated 2 weeks ago
- RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…☆651Jan 4, 2024Updated 2 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,635Jun 4, 2026Updated last week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆158Jun 4, 2026Updated last week
- 3-stage RV32IMACZb* processor with debug☆1,058Apr 23, 2026Updated last month
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆522Jul 18, 2025Updated 10 months ago
- Build your hardware, easily!☆3,927Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago