Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,690Jul 22, 2026Updated this week
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆175Feb 2, 2026Updated 5 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,605Nov 18, 2025Updated 8 months ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆375Apr 2, 2026Updated 3 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆151Oct 2, 2025Updated 9 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆582Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆254Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆934Updated this week
- RISC-V Instruction Set Manual☆4,726Updated this week
- ☆502Apr 25, 2026Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,179Jul 14, 2026Updated last week
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,097May 29, 2026Updated last month
- Simple UVM environment for experimenting with Verilator.☆44Jul 2, 2026Updated 2 weeks ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CVA6 softcore contest☆23Jul 8, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆151Oct 21, 2023Updated 2 years ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆466Updated this week
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆780Updated this week
- CORE-V Family of RISC-V Cores☆364Mar 31, 2026Updated 3 months ago
- GNU toolchain for RISC-V, including GCC☆4,567Jul 15, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,186Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- ☆1,225Jun 3, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,028Updated this week
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated last year
- Open Logic FPGA Standard Library☆986Jul 8, 2026Updated 2 weeks ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,373Mar 2, 2026Updated 4 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,833Jul 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,274Jun 27, 2024Updated 2 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,366May 27, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆483Updated this week
- RISC-V Assembly Programmer's Manual☆1,640Updated this week
- RISC-V Architecture Profiles☆191Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆538Jul 18, 2025Updated last year
- RISC-V Opcodes☆873Updated this week