Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,884Oct 30, 2026Updated this week
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,744Nov 18, 2025Updated 11 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆198Feb 2, 2026Updated 8 months ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆397Apr 2, 2026Updated 6 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,122May 29, 2026Updated 5 months ago
- RISC-V Instruction Set Manual☆4,868Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆656Updated this week
- ☆519Apr 25, 2026Updated 6 months ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- Spike, a RISC-V ISA Simulator☆3,267Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,162Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week
- Simple UVM environment for experimenting with Verilator.☆56Sep 9, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Oct 24, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago
- CORE-V Family of RISC-V Cores☆379Mar 31, 2026Updated 7 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Updated this week
- ☆1,258Oct 19, 2026Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆522Updated this week
- Build your hardware, easily!☆4,182Updated this week
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,465Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,452Mar 2, 2026Updated 7 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CVA6 softcore contest☆25Jul 8, 2026Updated 3 months ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- RISC-V Assembly Programmer's Manual☆1,657Oct 19, 2026Updated last week
- ASIC implementation flow infrastructure, successor to OpenLane☆612Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,129Aug 29, 2026Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,809Sep 18, 2021Updated 5 years ago
- RISC-V Opcodes☆887Oct 14, 2026Updated 2 weeks ago