Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,859Sep 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆190Feb 2, 2026Updated 8 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,728Nov 18, 2025Updated 10 months ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆392Apr 2, 2026Updated 6 months ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆642Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…☆26Dec 13, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆285Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,121Updated this week
- RISC-V Instruction Set Manual☆4,846Updated this week
- ☆513Apr 25, 2026Updated 5 months ago
- Spike, a RISC-V ISA Simulator☆3,243Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 2 weeks ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,123May 29, 2026Updated 4 months ago
- Simple UVM environment for experimenting with Verilator.☆56Sep 9, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Self checking RISC-V directed tests☆124Jun 3, 2025Updated last year
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆175Oct 21, 2023Updated 2 years ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆510Jul 23, 2026Updated 2 months ago
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆845Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,292Oct 4, 2026Updated last week
- CORE-V Family of RISC-V Cores☆376Mar 31, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GNU toolchain for RISC-V, including GCC☆4,637Aug 27, 2026Updated last month
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- ☆1,249Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- Dr Sparsh's lecture slides on RISC-V ISA☆23Jun 9, 2025Updated last year
- Open Logic FPGA Standard Library☆1,020Oct 1, 2026Updated last week
- List of awesome open source hardware tools, generators, and reusable designs☆2,438Mar 2, 2026Updated 7 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,095Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,445Aug 18, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,653Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆578Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆570Jul 18, 2025Updated last year
- RISC-V Opcodes☆884Sep 18, 2026Updated 3 weeks ago