Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,463Mar 10, 2026Updated last week
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,427Nov 18, 2025Updated 4 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆150Feb 2, 2026Updated last month
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆335Mar 12, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆502Updated this week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 9 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,074Mar 3, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,542Updated this week
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆138Oct 2, 2025Updated 5 months ago
- ☆466Mar 5, 2025Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆121Dec 17, 2023Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Nov 16, 2023Updated 2 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆211Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- List of awesome open source hardware tools, generators, and reusable designs☆2,282Mar 2, 2026Updated 2 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆800Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 5 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- RISC-V Architecture Profiles☆177Mar 13, 2026Updated last week
- ☆1,145Jan 22, 2026Updated last month
- RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…☆640Jan 4, 2024Updated 2 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,620Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆484Jul 18, 2025Updated 8 months ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆300May 30, 2025Updated 9 months ago