Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,534Mar 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,462Nov 18, 2025Updated 4 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆156Feb 2, 2026Updated 2 months ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆342Apr 2, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆516Updated this week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,077Mar 3, 2026Updated last month
- RISC-V Nox core☆72Jul 22, 2025Updated 8 months ago
- RISC-V Instruction Set Manual☆4,570Updated this week
- Spike, a RISC-V ISA Simulator☆3,062Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆141Oct 2, 2025Updated 6 months ago
- ☆471Mar 5, 2025Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆126Dec 17, 2023Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆220Mar 25, 2026Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆113Mar 30, 2026Updated last week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆810Updated this week
- CORE-V Family of RISC-V Cores☆347Mar 31, 2026Updated last week
- RISC-V Opcodes☆853Mar 24, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,027Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,294Mar 2, 2026Updated last month
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- GNU toolchain for RISC-V, including GCC☆4,433Apr 5, 2026Updated last week
- ☆1,153Mar 24, 2026Updated 2 weeks ago
- RISC-V Architecture Profiles☆181Mar 27, 2026Updated 2 weeks ago
- RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…☆644Jan 4, 2024Updated 2 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,624Apr 2, 2026Updated last week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆143Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆498Jul 18, 2025Updated 8 months ago
- 3-stage RV32IMACZb* processor with debug☆1,030Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆302May 30, 2025Updated 10 months ago