Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
☆1,566Apr 15, 2026Updated 2 weeks ago
Alternatives and similar repositories for learn
Users that are interested in learn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,486Nov 18, 2025Updated 5 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆157Feb 2, 2026Updated 3 months ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆350Apr 2, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆525Updated this week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,086Mar 3, 2026Updated last month
- RISC-V Nox core☆73Jul 22, 2025Updated 9 months ago
- RISC-V Instruction Set Manual☆4,598Updated this week
- Spike, a RISC-V ISA Simulator☆3,083Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆145Oct 2, 2025Updated 7 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆126Dec 17, 2023Updated 2 years ago
- ☆481Apr 25, 2026Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆225Apr 24, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 22, 2026Updated last week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆839Updated this week
- CORE-V Family of RISC-V Cores☆350Mar 31, 2026Updated last month
- RISC-V Opcodes☆853Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,048Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,310Mar 2, 2026Updated 2 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 2 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,466Updated this week
- ☆1,177Apr 24, 2026Updated last week
- RISC-V Architecture Profiles☆183Apr 22, 2026Updated last week
- RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…☆650Jan 4, 2024Updated 2 years ago
- A pipelined RISC-V processor☆64Dec 1, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,629Updated this week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,042Apr 23, 2026Updated last week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆506Jul 18, 2025Updated 9 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆317May 30, 2025Updated 11 months ago