Alternatives and similar repositories for learn

Users that are interested in learn are comparing it to the libraries listed below

• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆380Updated 2 months ago
• splinedrive / kianRiscV
  RISC-V Linux SoC, marchID: 0x2b
  ☆821Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆757Updated this week
• riscv-software-src / riscv-tests
  ☆997Updated 2 weeks ago
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆572Updated last year
• riscv-non-isa / riscv-arch-test
  ☆558Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,075Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆632Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆875Updated 4 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,011Updated 3 years ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆133Updated 3 weeks ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,028Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆832Updated this week
• vortexgpgpu / vortex
  ☆1,499Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆690Updated last week
• riscv / sail-riscv
  Sail RISC-V model
  ☆536Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,576Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆487Updated 2 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,685Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,113Updated 3 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,065Updated 3 months ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆488Updated 6 months ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆652Updated 5 months ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆851Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,436Updated 3 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆529Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆370Updated this week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,755Updated this week