Alternatives and similar repositories for learn

Users that are interested in learn are comparing it to the libraries listed below

• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆1,019Updated last week
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆627Updated 2 years ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆436Updated 10 months ago
• m3y54m / FPGA-ASIC-Roadmap
  A roadmap for those who want to build a career as an FPGA / ASIC Engineer
  ☆474Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,723Updated 3 weeks ago
• riscv-software-src / riscv-tests
  ☆1,102Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,166Updated 4 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆457Updated this week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,952Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,608Updated 4 years ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…
  ☆319Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,301Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,719Updated 2 weeks ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,981Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆3,351Updated last month
• riscv-non-isa / riscv-arch-test
  ☆625Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆889Updated last month
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆286Updated 11 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆824Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,592Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,087Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆753Updated last month
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆973Updated 3 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,961Updated 3 weeks ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,165Updated last year
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆839Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,869Updated last year
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,040Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,156Updated 7 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆679Updated 3 months ago