Curriculum for a university course to teach chip design using open source EDA tools
☆138Oct 21, 2023Updated 2 years ago
Alternatives and similar repositories for open-eda-course
Users that are interested in open-eda-course are comparing it to the libraries listed below
Sorting:
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆784Updated this week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- Solve one design problem each day for a month☆49Feb 3, 2023Updated 3 years ago
- SystemVerilog file list pruner☆16Updated this week
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- Home of the open-source EDA course.☆53Jun 12, 2025Updated 8 months ago
- Open-source PDK version manager☆40Nov 25, 2025Updated 3 months ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆177Aug 8, 2025Updated 6 months ago
- ☆380Apr 13, 2023Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 3 months ago
- ☆87Jan 15, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 7 months ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 5 years ago
- ☆16Oct 9, 2025Updated 4 months ago
- Structured UVM Course☆65Jan 4, 2024Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated last month
- ☆48Apr 7, 2024Updated last year
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 6 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆211Updated this week
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- Development repository for openEMS workflow for IHP SG13G2☆61Feb 13, 2026Updated 2 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆208Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Feb 25, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Feb 25, 2026Updated last week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆476Jul 18, 2025Updated 7 months ago
- ☆173Jul 24, 2023Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Workshop that is going to be given together with the UPduino dev board☆23Oct 29, 2021Updated 4 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆188Feb 23, 2026Updated last week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- ☆24Oct 18, 2022Updated 3 years ago