Curriculum for a university course to teach chip design using open source EDA tools
☆139Oct 21, 2023Updated 2 years ago
Alternatives and similar repositories for open-eda-course
Users that are interested in open-eda-course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆800Updated this week
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 2 months ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 8 months ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- Home of the open-source EDA course.☆53Jun 12, 2025Updated 9 months ago
- Solve one design problem each day for a month☆49Feb 3, 2023Updated 3 years ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 4 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆178Aug 8, 2025Updated 7 months ago
- Development repository for openEMS workflow for IHP SG13G2☆61Feb 13, 2026Updated last month
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- ☆89Jan 15, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆216Updated this week
- ☆174Jul 24, 2023Updated 2 years ago
- ☆386Apr 13, 2023Updated 2 years ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 4 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆336Dec 2, 2025Updated 3 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆484Jul 18, 2025Updated 8 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆694Updated this week
- ☆18Oct 9, 2025Updated 5 months ago
- Structured UVM Course☆68Jan 4, 2024Updated 2 years ago
- ☆24Oct 18, 2022Updated 3 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 7 months ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 5 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Workshop that is going to be given together with the UPduino dev board☆23Oct 29, 2021Updated 4 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 7 months ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated 10 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Mar 6, 2025Updated last year
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago