☆519Apr 25, 2026Updated 6 months ago
Alternatives and similar repositories for LF-Building-a-RISC-V-CPU-Core
Users that are interested in LF-Building-a-RISC-V-CPU-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆25Jul 9, 2024Updated 2 years ago
- An overview of TL-Verilog resources and projects☆92Apr 25, 2026Updated 6 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆87Oct 28, 2023Updated 3 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,884Updated this week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆104Updated this week
- Various basic topics for SystemVerilog Modules☆10Oct 14, 2023Updated 3 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,744Nov 18, 2025Updated 11 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆33Jul 21, 2025Updated last year
- ☆20Oct 23, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,122May 29, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CORE-V Family of RISC-V Cores☆379Mar 31, 2026Updated 7 months ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 8 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Oct 24, 2026Updated last week
- notes n stuff :)☆28Oct 15, 2025Updated last year
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆257Sep 24, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆26Aug 12, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Spike, a RISC-V ISA Simulator☆3,267Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,452Mar 2, 2026Updated 7 months ago
- CoreScore☆179Jun 9, 2026Updated 4 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- ☆25Oct 24, 2022Updated 4 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆214Oct 19, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70May 30, 2022Updated 4 years ago
- OpenEmbedded/Yocto layer for RISC-V Architecture☆451Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆41Oct 5, 2026Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆417Feb 26, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago