stevehoover / LF-Building-a-RISC-V-CPU-Core

Related projects ⓘ

Alternatives and complementary repositories for LF-Building-a-RISC-V-CPU-Core

• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆272Updated this week
• riscv-non-isa / riscv-arch-test
  ☆516Updated last week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆402Updated 2 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,444Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆867Updated 3 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆589Updated 4 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆627Updated this week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆587Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆822Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆965Updated 4 months ago
• riscv-software-src / riscv-tests
  ☆898Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆643Updated last month
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆865Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆519Updated this week
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆335Updated 3 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆295Updated last year
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated last month
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆263Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆626Updated last week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆448Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆291Updated 3 months ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆72Updated 8 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆173Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,027Updated 2 months ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆165Updated 3 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆225Updated last week