☆509Apr 25, 2026Updated 4 months ago
Alternatives and similar repositories for LF-Building-a-RISC-V-CPU-Core
Users that are interested in LF-Building-a-RISC-V-CPU-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An overview of TL-Verilog resources and projects☆91Apr 25, 2026Updated 4 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆87Oct 28, 2023Updated 2 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆23Jul 9, 2024Updated 2 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆101Apr 25, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆33Jul 21, 2025Updated last year
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,797Sep 14, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,690Nov 18, 2025Updated 10 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,943Mar 25, 2026Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70May 30, 2022Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,115May 29, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆26Aug 12, 2022Updated 4 years ago
- CORE-V Family of RISC-V Cores☆371Mar 31, 2026Updated 5 months ago
- ☆21Updated this week
- ☆27Aug 25, 2026Updated 3 weeks ago
- notes n stuff :)☆28Oct 15, 2025Updated 11 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 4 years ago
- OpenEmbedded/Yocto layer for RISC-V Architecture☆445Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆788Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,273Updated this week
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- ☆10Jun 7, 2022Updated 4 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,123Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Spike, a RISC-V ISA Simulator☆3,233Updated this week
- A simple RISC V core for teaching☆215Jun 2, 2026Updated 3 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆128Oct 13, 2020Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- ☆211May 4, 2022Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆24Apr 13, 2023Updated 3 years ago