☆492Apr 25, 2026Updated last month
Alternatives and similar repositories for LF-Building-a-RISC-V-CPU-Core
Users that are interested in LF-Building-a-RISC-V-CPU-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An overview of TL-Verilog resources and projects☆87Apr 25, 2026Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆86Oct 28, 2023Updated 2 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆20Jul 9, 2024Updated last year
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆17Sep 15, 2020Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Apr 25, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,634Apr 15, 2026Updated last month
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 10 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,542Nov 18, 2025Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆11Sep 19, 2025Updated 8 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 4 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,090May 29, 2026Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,816Mar 25, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- CORE-V Family of RISC-V Cores☆355Mar 31, 2026Updated 2 months ago
- notes n stuff :)☆27Oct 15, 2025Updated 7 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆25Aug 12, 2022Updated 3 years ago
- ☆20Apr 25, 2026Updated last month
- OpenEmbedded/Yocto layer for RISC-V Architecture☆436Jun 4, 2026Updated last week
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆15Apr 25, 2026Updated last month
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,127Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆723Updated this week
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- A simple RISC V core for teaching☆208Jun 2, 2026Updated last week
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆13Nov 23, 2020Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆126Oct 13, 2020Updated 5 years ago
- Implementation of RISC-V RV32I☆30Aug 30, 2022Updated 3 years ago
- ☆206May 4, 2022Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year