Alternatives and similar repositories for LF-Building-a-RISC-V-CPU-Core

Users that are interested in LF-Building-a-RISC-V-CPU-Core are comparing it to the libraries listed below

• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆435Updated last week
• riscv-non-isa / riscv-arch-test
  ☆609Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆676Updated 4 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆747Updated 2 weeks ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆466Updated 2 weeks ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆331Updated 11 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,123Updated 4 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆614Updated last month
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆275Updated 5 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆359Updated 2 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆402Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆742Updated last month
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆81Updated 7 months ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆269Updated 10 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,141Updated 5 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆621Updated this week
• RISCV-MYTH-WORKSHOP / RISC-V-CPU-Core-using-TL-Verilog
  risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom
  ☆15Updated 5 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆665Updated 2 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆910Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆673Updated 3 weeks ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆497Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆281Updated last week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆306Updated 9 months ago
• martinKindall / risc-v-single-cycle
  A Single Cycle Risc-V 32 bit CPU
  ☆54Updated last month
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆453Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,678Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆673Updated 3 weeks ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆143Updated last month
• riscv-software-src / riscv-tests
  ☆1,082Updated this week