Alternatives and similar repositories for LF-Building-a-RISC-V-CPU-Core

Users that are interested in LF-Building-a-RISC-V-CPU-Core are comparing it to the libraries listed below

• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆381Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,024Updated 3 years ago
• riscv-non-isa / riscv-arch-test
  ☆564Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,553Updated last week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆490Updated 3 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆702Updated last month
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆189Updated 3 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆551Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆669Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆320Updated 5 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆623Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,077Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,589Updated 2 weeks ago
• riscv-software-src / riscv-tests
  ☆1,014Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆631Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆879Updated 2 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆637Updated this week
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆369Updated 9 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆389Updated 5 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆323Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,128Updated 3 months ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆220Updated 4 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆429Updated 8 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆915Updated 6 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆838Updated 3 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆707Updated 2 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆432Updated 8 months ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆249Updated last week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,465Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,080Updated 2 months ago