algorhtym / riscv-resources
An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ecosystem, relevantly categorized based on topics and knowledge/experience level, built by the RISC-V community.
☆11Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-resources
- Educational materials for RISC-V☆224Updated 3 years ago
- SimpleScalar version 3.0 (official repository)☆22Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆143Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆22Updated 3 weeks ago
- The official repository for the gem5 resources sources.☆57Updated last month
- Topics in Machine Learning Accelerator Design☆56Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆20Updated 3 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆146Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆136Updated this week
- It contains a curated list of awesome RISC-V Resources.☆164Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆150Updated 2 months ago
- Readings in Computer Architectures☆14Updated 7 months ago
- Chisel examples and code snippets☆232Updated 2 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- ☆29Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆54Updated this week
- ☆161Updated 11 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- RISC-V Architecture Profiles☆119Updated 3 weeks ago
- Modeling Architectural Platform☆167Updated last week
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆46Updated 3 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- The main Embench repository☆258Updated 2 months ago
- RISC-V Packed SIMD Extension☆141Updated last year
- Wrapper for Rocket-Chip on FPGAs☆125Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago
- ☆65Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆23Updated 7 months ago
- ☆20Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago