algorhtym / riscv-resources
An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ecosystem, relevantly categorized based on topics and knowledge/experience level, built by the RISC-V community.
☆11Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-resources
- Educational materials for RISC-V☆224Updated 3 years ago
- Chisel examples and code snippets☆232Updated 2 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆559Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆172Updated last week
- FOSS Flow For FPGA☆360Updated 3 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆124Updated 2 years ago
- Digital Design with Chisel☆768Updated this week
- It contains a curated list of awesome RISC-V Resources.☆161Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆492Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆143Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆248Updated 3 weeks ago
- ☆293Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆338Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆135Updated this week
- ☆121Updated last year
- lowRISC Style Guides☆370Updated 2 months ago
- ☆343Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆371Updated this week
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆229Updated last week
- Brief SystemC getting started tutorial☆81Updated 5 years ago
- RISC-V SystemC-TLM simulator☆276Updated 3 weeks ago
- RISC-V cryptography extensions standardisation work.☆363Updated 8 months ago
- SystemVerilog Tutorial☆113Updated 11 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆150Updated 2 months ago
- Documentation for RISC-V Spike☆95Updated 6 years ago
- The main Embench repository☆258Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆146Updated this week
- Chisel Learning Journey☆106Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆960Updated 3 months ago