Alternatives and similar repositories for riscv-resources:

Users that are interested in riscv-resources are comparing it to the libraries listed below

• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆149Updated this week
• IAMAl / Readings-in-Computer-Architectures
  Readings in Computer Architectures
  ☆16Updated 9 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆155Updated this week
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆184Updated last week
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆121Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆60Updated 4 months ago
• efabless / caravel
  Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆304Updated last month
• chipsalliance / VeeR-ISS
  ☆127Updated last year
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆117Updated 6 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆351Updated 2 weeks ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆224Updated 3 years ago
• sparcians / map
  Modeling Architectural Platform
  ☆175Updated this week
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆53Updated 7 months ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆221Updated 6 months ago
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆259Updated 3 weeks ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆156Updated this week
• EECS150 / fpga_labs_sp22
  ☆26Updated 2 years ago
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆28Updated last year
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆266Updated 2 weeks ago
• mikeroyal / Verilog-SystemVerilog-Guide
  Verilog/SystemVerilog Guide
  ☆59Updated last year
• HDLForBeginners / Examples
  ☆84Updated last year
• SpinalHDL / NaxRiscv
  ☆272Updated last week
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆58Updated 2 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆307Updated last year
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆275Updated last month
• riscv-ovpsim / imperas-riscv-tests
  ☆167Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆155Updated 2 weeks ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆136Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆177Updated 6 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆182Updated 2 months ago