Alternatives and similar repositories for Ripes

Users that are interested in Ripes are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,944Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,205Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,259Updated last week
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,462Updated last year
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,583Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,376Updated this week
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆589Updated last week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,627Updated 3 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,444Updated 4 months ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,334Updated 2 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆815Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,712Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,022Updated 7 months ago
• riscv-software-src / riscv-tests
  ☆1,087Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,701Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,930Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,483Updated 3 months ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,319Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆3,299Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,589Updated 4 years ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,923Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆671Updated 2 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,244Updated last week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,483Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,170Updated 2 years ago
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆2,010Updated 7 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,052Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,692Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,619Updated last week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,019Updated 3 weeks ago