Alternatives and similar repositories for Ripes

Users that are interested in Ripes are comparing it to the libraries listed below

• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆585Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,867Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,569Updated last week
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,429Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,136Updated this week
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆1,988Updated 5 months ago
• yhzhang0128 / egos-2000
  Envision a future where every student can read all the code of a teaching operating system.
  ☆2,374Updated last week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆3,001Updated 8 months ago
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,187Updated last week
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆611Updated last year
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,568Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,987Updated 5 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,468Updated 2 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,732Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,897Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,649Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆807Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,659Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,315Updated this week
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆982Updated 2 weeks ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,448Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,289Updated this week
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,245Updated last week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,585Updated last month
• riscv-software-src / riscv-tests
  ☆1,069Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,421Updated 3 months ago
• riscv / learn
  Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
  ☆1,130Updated 3 weeks ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,882Updated last week
• hneemann / Digital
  A digital logic designer and circuit simulator.
  ☆5,199Updated 2 months ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,313Updated last year