Alternatives and similar repositories for Ripes

Users that are interested in Ripes are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,902Updated this week
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆588Updated last week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,229Updated last week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,579Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,161Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,427Updated 3 months ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,353Updated this week
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,447Updated last year
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,902Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,669Updated 3 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,908Updated 3 weeks ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,681Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,006Updated 6 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,766Updated last year
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,469Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,562Updated 4 years ago
• riscv-software-src / riscv-tests
  ☆1,080Updated last week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,322Updated 2 years ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,120Updated 11 months ago
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆3,252Updated 8 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,049Updated last year
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,231Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆810Updated last week
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆428Updated 8 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,603Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,122Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,669Updated last month
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆2,002Updated 6 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆667Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,029Updated 2 weeks ago