Alternatives and similar repositories for Ripes

Users that are interested in Ripes are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,798Updated 2 weeks ago
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆571Updated last week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,549Updated 3 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,036Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,391Updated last month
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,378Updated last year
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,376Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,849Updated last month
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,960Updated 3 months ago
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,093Updated 2 weeks ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,230Updated this week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,290Updated last year
• riscv-software-src / riscv-tests
  ☆1,043Updated 2 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,597Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆790Updated 2 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,937Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,519Updated 3 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,451Updated 2 weeks ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,242Updated 3 weeks ago
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,881Updated 6 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,521Updated 2 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆656Updated 2 weeks ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆984Updated last week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,836Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 2 years ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,120Updated 3 weeks ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆799Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆855Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,630Updated 2 months ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆501Updated 9 months ago