Alternatives and similar repositories for Ripes:

Users that are interested in Ripes are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,550Updated this week
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆518Updated 3 weeks ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,132Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,632Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,351Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,685Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,474Updated last month
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,665Updated 8 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,191Updated last week
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,255Updated 6 months ago
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,468Updated last month
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,029Updated last month
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,610Updated this week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆3,829Updated this week
• vortexgpgpu / vortex
  ☆1,357Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,789Updated 3 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆996Updated 10 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,344Updated last month
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,232Updated 7 months ago
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆1,739Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,453Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆606Updated 3 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆713Updated 2 weeks ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆894Updated last week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,651Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆693Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆926Updated 3 years ago
• riscv-software-src / riscv-tests
  ☆928Updated 2 months ago
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,696Updated last week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,150Updated last year