Alternatives and similar repositories for Ripes

Users that are interested in Ripes are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,780Updated this week
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆569Updated 3 months ago
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,544Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,054Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,378Updated 2 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,016Updated this week
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆1,954Updated 3 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,823Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,834Updated last month
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,356Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,603Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,510Updated 3 years ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,278Updated last year
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆782Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,617Updated 2 months ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,233Updated 2 weeks ago
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,376Updated last year
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,859Updated 5 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,944Updated 2 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,568Updated last week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,112Updated 2 weeks ago
• riscv-software-src / riscv-tests
  ☆1,040Updated last month
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆497Updated 8 months ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,953Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,069Updated 3 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,119Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆852Updated last month
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,833Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,922Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆979Updated 2 weeks ago