A graphical processor simulator and assembly editor for the RISC-V ISA
☆3,226Feb 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for Ripes
Users that are interested in Ripes are comparing it to the libraries listed below
Sorting:
- Visual Simulation of Register Transfer Logic☆111Feb 14, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- RARS -- RISC-V Assembler and Runtime Simulator☆1,508Jul 19, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,406Nov 18, 2025Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- RISC-V CPU simulator for education purposes☆609Feb 12, 2026Updated 3 weeks ago
- Build your hardware, easily!☆3,747Updated this week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- RISC-V Assembly Programmer's Manual☆1,615Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- A very simple and easy to understand RISC-V core.☆1,396Nov 9, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Open-source high-performance RISC-V processor☆6,885Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- RISC-V Instruction Set Manual☆4,514Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- RISC-V Assembler and Runtime Simulator☆440Jun 8, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Digital Design with Chisel☆898Feb 26, 2026Updated last week
- A tiny C header-only risc-v emulator.☆2,069Dec 21, 2025Updated 2 months ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- ☆1,908Updated this week
- Circuit IR Compilers and Tools☆2,044Feb 26, 2026Updated last week