Alternatives and similar repositories for Ripes

Users that are interested in Ripes are comparing it to the libraries listed below

• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,528Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,842Updated 4 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,362Updated last week
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,369Updated 11 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,747Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,817Updated last week
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆561Updated 2 months ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,272Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,986Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,496Updated 3 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,930Updated 2 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,489Updated last month
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,540Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,611Updated last month
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,569Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,423Updated 5 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,396Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,053Updated 3 years ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,802Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,089Updated 4 months ago
• riscv-software-src / riscv-tests
  ☆1,033Updated 3 weeks ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,032Updated 7 months ago
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆1,945Updated 2 months ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,324Updated last week
• vortexgpgpu / vortex
  ☆1,575Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,090Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,893Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,918Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,024Updated last week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,223Updated last week