Alternatives and similar repositories for Ripes

Users that are interested in Ripes are comparing it to the libraries listed below

• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,497Updated last year
• cvut / qtrvsim
  RISC-V CPU simulator for education purposes
  ☆604Updated last month
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆3,017Updated last week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,602Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,342Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,485Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,008Updated last month
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,149Updated last month
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,797Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,272Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,072Updated last week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,722Updated this week
• riscv-software-src / riscv-tests
  ☆1,117Updated 3 weeks ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆833Updated 2 weeks ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,381Updated 2 years ago
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,360Updated 3 weeks ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,370Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,507Updated 2 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,977Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated last week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆3,386Updated 2 months ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,488Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,351Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,945Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,633Updated 4 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Updated 3 years ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,249Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆687Updated 4 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,318Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,176Updated 4 years ago