RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.
☆392Apr 2, 2026Updated 6 months ago
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,859Sep 14, 2026Updated 3 weeks ago
- Curated list of awesome resources related with RISC-V☆102Aug 17, 2022Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆642Updated this week
- CORE-V Family of RISC-V Cores☆376Mar 31, 2026Updated 6 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆85Sep 27, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆27Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,310Oct 1, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆64Jul 9, 2021Updated 5 years ago
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- Rocket Chip Generator☆3,884Sep 13, 2026Updated 3 weeks ago
- 😎 A curated list of awesome RISC-V implementations☆149Mar 12, 2023Updated 3 years ago
- ☆13Feb 1, 2025Updated last year
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,122Aug 29, 2026Updated last month
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆18Sep 5, 2024Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆259Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Verification Interface☆167Sep 25, 2026Updated 2 weeks ago
- A fully open source low cost FPGA board for makers , hobbyist and student for endless possibility.☆43Dec 13, 2025Updated 9 months ago
- Berkeley's Spatial Array Generator☆1,503Updated this week
- ☆15Nov 30, 2023Updated 2 years ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,438Mar 2, 2026Updated 7 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆190Feb 2, 2026Updated 8 months ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,095Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Sep 27, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆103Apr 25, 2026Updated 5 months ago
- RISC-V Integrated Matrix Development Repository☆27Oct 1, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 2 weeks ago
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆203Sep 23, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆358Updated this week