RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.
☆342Apr 2, 2026Updated last week
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Curated list of awesome resources related with RISC-V☆96Aug 17, 2022Updated 3 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,534Mar 24, 2026Updated 2 weeks ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 8 months ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 6 months ago
- ☆13Feb 1, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Nov 30, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- 😎 A curated list of awesome RISC-V implementations☆142Mar 12, 2023Updated 3 years ago
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Mar 30, 2026Updated last week
- ☆21Sep 26, 2025Updated 6 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆129Mar 6, 2026Updated last month
- CORE-V Family of RISC-V Cores☆347Mar 31, 2026Updated last week
- List of awesome open source hardware tools, generators, and reusable designs☆2,294Mar 2, 2026Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆78Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A curated list of awesome open source hardware design tools☆86Jun 20, 2025Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 3 years ago
- ☆12Oct 1, 2021Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆326Updated this week
- Berkeley's Spatial Array Generator☆1,270Mar 29, 2026Updated 2 weeks ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆13May 2, 2022Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,796Aug 6, 2025Updated 8 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆343Dec 2, 2025Updated 4 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week