RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.
☆385Apr 2, 2026Updated 4 months ago
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,761Updated this week
- Curated list of awesome resources related with RISC-V☆100Aug 17, 2022Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆610Updated this week
- CORE-V Family of RISC-V Cores☆370Mar 31, 2026Updated 5 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,227Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆85Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,369Jul 31, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆24Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,371Aug 19, 2026Updated last week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆60Jul 9, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,280Updated this week
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 2 months ago
- 😎 A curated list of awesome RISC-V implementations☆147Mar 12, 2023Updated 3 years ago
- ☆13Feb 1, 2025Updated last year
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,100Updated this week
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆17Sep 5, 2024Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆247Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Verification Interface☆159Jun 11, 2026Updated 2 months ago
- A fully open source low cost FPGA board for makers , hobbyist and student for endless possibility.☆43Dec 13, 2025Updated 8 months ago
- Berkeley's Spatial Array Generator☆1,442Jun 30, 2026Updated 2 months ago
- ☆15Nov 30, 2023Updated 2 years ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,412Mar 2, 2026Updated 5 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆185Feb 2, 2026Updated 6 months ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,237Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Updated this week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆101Apr 25, 2026Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆122Jun 18, 2026Updated 2 months ago
- RISC-V Integrated Matrix Development Repository☆26Aug 24, 2026Updated last week
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆202Aug 11, 2026Updated 2 weeks ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 5 years ago