0BAB1 / HOLY_CORE_COURSELinks
Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆322Updated last week
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below
Sorting:
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆461Updated last week
- ☆375Updated 2 years ago
- It contains a curated list of awesome RISC-V Resources.☆289Updated last year
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆68Updated 6 months ago
- ☆445Updated 10 months ago
- A simple RISC V core for teaching☆200Updated 4 years ago
- A highly-configurable RISC-V Core☆28Updated 3 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆250Updated last week
- 3-stage RV32IMACZb* processor with debug☆986Updated last month
- Open-source RISC-V microcontroller for embedded and FPGA applications☆190Updated this week
- Verilog implementation of multi-stage 32-bit RISC-V processor☆153Updated 5 years ago
- CORE-V Family of RISC-V Cores☆318Updated 11 months ago
- Opensource DDR3 Controller☆408Updated last week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆166Updated 4 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆743Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆328Updated last month
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆289Updated 7 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆73Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆695Updated this week
- FOSS Flow For FPGA☆422Updated last year
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆236Updated 7 months ago
- Waveform Viewer Extension for VScode☆307Updated last week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆21Updated 5 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆237Updated 10 months ago
- https://caravel-user-project.readthedocs.io☆225Updated 10 months ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆218Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆195Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆97Updated 7 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆743Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆434Updated last week