Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆404Mar 30, 2026Updated 2 weeks ago
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 5 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 4, 2026Updated last week
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆44Jul 3, 2025Updated 9 months ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆143Apr 8, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Minimalistic RV32I RISC-V Processor in System Verilog☆26Sep 19, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 6 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A Future tracing utility for embedded systems☆18Dec 15, 2023Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 8 months ago
- ☆13May 8, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Examples for Gowin Tang Nano 4k FPGA-board.☆13Aug 13, 2022Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Updated this week
- 18-545 Fighting Meerkats☆15Dec 11, 2013Updated 12 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆52Mar 31, 2026Updated 2 weeks ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆14Mar 28, 2022Updated 4 years ago
- assembler with architecture-agnostic syntax and implemenations for arm32-a, arm32-m, i386, and x86-64☆15Jan 8, 2026Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆326Apr 8, 2026Updated last week
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Hardcaml Circuits☆22Apr 6, 2026Updated last week
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆75Mar 31, 2026Updated 2 weeks ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- A highly-configurable RISC-V Core☆35Dec 27, 2025Updated 3 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆37Apr 13, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆518Updated this week
- ☆103Aug 29, 2025Updated 7 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 6502 FPGA implementation☆20Oct 24, 2022Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆106Aug 21, 2024Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 2 months ago
- ☆13Apr 25, 2025Updated 11 months ago
- Introduction to Chip Design☆53Apr 4, 2026Updated last week
- ASIC implementation flow infrastructure, successor to OpenLane☆365Updated this week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,534Mar 24, 2026Updated 3 weeks ago