0BAB1 / HOLY_CORE_COURSELinks
Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆301Updated this week
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below
Sorting:
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆450Updated last week
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.☆66Updated 5 months ago
- A simple RISC V core for teaching☆197Updated 3 years ago
- ☆364Updated 2 years ago
- It contains a curated list of awesome RISC-V Resources.☆278Updated 10 months ago
- Opensource DDR3 Controller☆397Updated 5 months ago
- 3-stage RV32IMACZb* processor with debug☆965Updated last week
- CORE-V Family of RISC-V Cores☆310Updated 10 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆158Updated 4 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆145Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆689Updated last week
- ☆431Updated 9 months ago
- A highly-configurable RISC-V Core☆28Updated 2 weeks ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,000Updated 2 weeks ago
- Open-source RISC-V microcontroller for embedded and FPGA applications☆188Updated this week
- A tiny system built on a small QMTECH board☆110Updated 8 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆734Updated 10 months ago
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …☆216Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆94Updated 6 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆321Updated last week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆715Updated last week
- A list of resources related to the open-source FPGA projects☆433Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆331Updated last month
- FOSS Flow For FPGA☆415Updated 11 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆278Updated 6 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆232Updated 6 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆125Updated 10 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆127Updated 2 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆65Updated last year