Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆386Mar 18, 2026Updated last week
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last month
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆140Updated this week
- Minimalistic RV32I RISC-V Processor in System Verilog☆22Sep 19, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 5 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- ☆17Apr 2, 2022Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- ☆13May 8, 2025Updated 10 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Examples for Gowin Tang Nano 4k FPGA-board.☆13Aug 13, 2022Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- 18-545 Fighting Meerkats☆15Dec 11, 2013Updated 12 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆51Updated this week
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆14Mar 28, 2022Updated 3 years ago
- RV64GC interpreter written in Rust☆17Feb 4, 2026Updated last month
- A highly-configurable RISC-V Core☆33Dec 27, 2025Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- ☆13Apr 25, 2025Updated 11 months ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆72Mar 12, 2026Updated 2 weeks ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆36Apr 13, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆506Updated this week
- ☆103Aug 29, 2025Updated 6 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- 6502 FPGA implementation☆20Oct 24, 2022Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆108Aug 21, 2024Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆335Updated this week
- Introduction to Chip Design☆52Mar 19, 2026Updated last week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,476Mar 10, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,442Nov 18, 2025Updated 4 months ago
- ☆15Oct 2, 2023Updated 2 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆195Updated this week