Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆369Feb 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below
Sorting:
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- A web-based graphical simulator of a simple 32-bit, single-cycle implementation of RISC-V☆26Mar 16, 2025Updated 11 months ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Graphics SIG organizational information☆40Jan 10, 2024Updated 2 years ago
- A highly-configurable RISC-V Core☆32Dec 27, 2025Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆35Apr 13, 2024Updated last year
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Feb 24, 2026Updated last week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆188Feb 23, 2026Updated last week
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- ☆12May 8, 2025Updated 9 months ago
- ☆14Feb 23, 2026Updated last week
- ☆15Oct 2, 2023Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Examples for Gowin Tang Nano 4k FPGA-board.☆13Aug 13, 2022Updated 3 years ago
- ☆12Apr 25, 2025Updated 10 months ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆12Mar 28, 2022Updated 3 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆21Sep 19, 2023Updated 2 years ago
- ☆11Mar 9, 2022Updated 3 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆315Updated this week
- Introduction to Chip Design☆52Feb 25, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆496Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- exploder☆13Sep 21, 2024Updated last year