0BAB1 / HOLY_CORE_COURSELinks
Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆216Updated 2 weeks ago
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below
Sorting:
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆404Updated this week
- 3-stage RV32IMACZb* processor with debug☆919Updated last month
- ☆407Updated 5 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆673Updated 3 weeks ago
- FOSS Flow For FPGA☆402Updated 7 months ago
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- ☆339Updated 2 years ago
- RISC-V Linux SoC, marchID: 0x2b☆939Updated this week
- A simple RISC V core for teaching☆193Updated 3 years ago
- It contains a curated list of awesome RISC-V Resources.☆248Updated 7 months ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.☆60Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 6 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆718Updated 7 months ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆200Updated 6 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,142Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆646Updated this week
- HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…☆210Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,632Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆722Updated last week
- Verilog implementation of multi-stage 32-bit RISC-V processor☆119Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated last week
- Opensource DDR3 Controller☆381Updated 2 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆582Updated this week
- A configurable RTL to bitstream FPGA toolchain☆42Updated last week
- A highly-configurable RISC-V Core☆24Updated 2 weeks ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆400Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,839Updated this week
- VRoom! RISC-V CPU☆509Updated 11 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆213Updated 6 months ago
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago