Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆510Jul 23, 2026Updated 2 months ago
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆50Jul 3, 2025Updated last year
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆87Mar 31, 2026Updated 6 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Updated this week
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆39Jan 31, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- wafer.space GF180MCU Run 1☆42Updated this week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,859Sep 14, 2026Updated 3 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆175Oct 21, 2023Updated 2 years ago
- RISC-V Infrastructure for AI Accelerators☆57Sep 24, 2026Updated 2 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆190Feb 2, 2026Updated 8 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆578Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 2 weeks ago
- ☆13Apr 25, 2025Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,754Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆65Oct 2, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆47Jun 16, 2026Updated 3 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated last week
- Opensource toolchain for Lattice and Gowin FPGA☆44Nov 22, 2024Updated last year
- ☆17Apr 2, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,121Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆845Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated last week
- Open Logic FPGA Standard Library☆1,020Oct 1, 2026Updated last week
- NES Emulator on a Teensy 4.1☆13Jan 2, 2021Updated 5 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- 8-bit CPU☆39Apr 5, 2026Updated 6 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,728Nov 18, 2025Updated 10 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆642Updated this week
- cryptographic keystream generators in pure Verilog.☆53Updated this week
- Description of a RISC-V architecture based on MIPS 3000☆15Apr 24, 2023Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆36Sep 1, 2026Updated last month
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Examples for Gowin Tang Nano 4k FPGA-board.☆15Aug 13, 2022Updated 4 years ago