0BAB1 / HOLY_CORE_COURSELinks
Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆229Updated this week
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below
Sorting:
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆408Updated last week
- ☆416Updated 6 months ago
- It contains a curated list of awesome RISC-V Resources.☆257Updated 8 months ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.☆63Updated 2 months ago
- 3-stage RV32IMACZb* processor with debug☆927Updated this week
- CORE-V Family of RISC-V Cores☆294Updated 7 months ago
- A simple RISC V core for teaching☆195Updated 3 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆957Updated this week
- ☆346Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆312Updated 6 months ago
- FOSS Flow For FPGA☆405Updated 8 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆659Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆675Updated this week
- RISC-V microcontroller IP core developed in Verilog☆181Updated 5 months ago
- A highly-configurable RISC-V Core☆25Updated last month
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆268Updated 3 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆406Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆283Updated this week
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆217Updated 3 months ago
- Opensource DDR3 Controller☆383Updated 3 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆126Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆86Updated 3 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆214Updated 6 months ago
- A Linux-capable RISC-V multicore for and by the world☆734Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆725Updated 7 months ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,028Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,159Updated this week
- HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…☆211Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆348Updated 6 months ago