Alternatives and similar repositories for HOLY_CORE_COURSE

Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below

• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆435Updated last week
• 0BAB1 / BRH_Tutorials
  [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
  ☆65Updated 4 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• mattvenn / awesome-opensource-asic-resources
  ☆359Updated 2 years ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆269Updated 10 months ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆143Updated 5 years ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆429Updated 8 months ago
• siliscale / Tiny-Vedas
  A highly-configurable RISC-V Core
  ☆27Updated last week
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆951Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆304Updated 9 months ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆155Updated 4 years ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆92Updated 5 months ago
• rafaelcalcada / rvx
  RISC-V soft-core microcontroller for FPGA implementation
  ☆187Updated last month
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆115Updated last year
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆683Updated this week
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆274Updated 5 months ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆330Updated last month
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆319Updated 8 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆392Updated 5 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆299Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆413Updated 10 months ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆126Updated last month
• ecilasun / tinysys
  A tiny system built on a small QMTECH board
  ☆110Updated 7 months ago
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆286Updated last week
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆983Updated last week
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆616Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆747Updated 2 weeks ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆152Updated 5 months ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆223Updated 8 months ago
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆229Updated 5 months ago