Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.
☆522Oct 28, 2026Updated this week
Alternatives and similar repositories for HOLY_CORE_COURSE
Users that are interested in HOLY_CORE_COURSE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆51Jul 3, 2025Updated last year
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 22, 2026Updated last week
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆87Mar 31, 2026Updated 7 months ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆198Feb 2, 2026Updated 8 months ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,884Updated this week
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆39Jan 31, 2026Updated 9 months ago
- wafer.space GF180MCU Run 1☆42Updated this week
- RISC-V Infrastructure for AI Accelerators☆57Sep 24, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,792Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆612Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆179Oct 21, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,744Nov 18, 2025Updated 11 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,162Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆656Updated this week
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆865Updated this week
- ☆13Apr 25, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- Pre-Silicon Modelling framework☆15Sep 22, 2026Updated last month
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 3 months ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆47Oct 19, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Oct 24, 2026Updated last week
- Open Logic FPGA Standard Library☆1,032Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆69Oct 23, 2026Updated last week
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,122May 29, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,000Aug 28, 2026Updated 2 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated 3 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated 3 weeks ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- 8-bit CPU☆39Apr 5, 2026Updated 6 months ago
- ☆140Sep 2, 2023Updated 3 years ago
- cryptographic keystream generators in pure Verilog.☆53Oct 16, 2026Updated 2 weeks ago