HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.
☆128Feb 2, 2026Updated last month
Alternatives and similar repositories for HaDes-V
Users that are interested in HaDes-V are comparing it to the libraries listed below
Sorting:
- ☆33Jan 7, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆83Jan 28, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Updated this week
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated last month
- ☆11May 30, 2024Updated last year
- RTLMeter benchmark suite☆29Feb 24, 2026Updated last week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,448Feb 12, 2026Updated 2 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆220Oct 28, 2025Updated 4 months ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 3 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 weeks ago
- Misc utility FPGA cores☆12Mar 21, 2023Updated 2 years ago
- ☆14Nov 30, 2023Updated 2 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆21Sep 19, 2023Updated 2 years ago
- FPGA examples on Google Colab☆29Updated this week
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆784Updated this week
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 3 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Dual-Core Out-of-Order MIPS CPU Design☆21May 8, 2025Updated 9 months ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated 3 weeks ago
- ☆17Feb 16, 2023Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆159Dec 19, 2025Updated 2 months ago
- A hardware component library developed with ROHD.☆111Feb 5, 2026Updated 3 weeks ago
- ☆28Mar 31, 2025Updated 11 months ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- 3-stage RV32IMACZb* processor with debug☆1,010Dec 14, 2025Updated 2 months ago
- ☆80Jan 22, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- ASIC implementation flow infrastructure, successor to OpenLane☆308Updated this week
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month