HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.
☆150Feb 2, 2026Updated last month
Alternatives and similar repositories for HaDes-V
Users that are interested in HaDes-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- ☆33Jan 7, 2025Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆502Mar 16, 2026Updated last week
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 2 months ago
- ☆20May 13, 2025Updated 10 months ago
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated last year
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,476Mar 10, 2026Updated last week
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- SystemVerilog frontend for Yosys☆210Updated this week
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆222Oct 28, 2025Updated 4 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- Minimalistic RV32I RISC-V Processor in System Verilog☆21Sep 19, 2023Updated 2 years ago
- ☆59Mar 31, 2025Updated 11 months ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆94Feb 24, 2026Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆51Dec 2, 2025Updated 3 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- An open-source custom cache generator.☆34Mar 14, 2024Updated 2 years ago
- FPGA examples on Google Colab☆29Feb 24, 2026Updated 3 weeks ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆83Jan 25, 2026Updated last month
- Waveform Viewer Extension for VScode☆320Mar 12, 2026Updated last week
- 3-stage RV32IMACZb* processor with debug☆1,015Mar 14, 2026Updated last week
- A simple script to build open-source FPGA tools.☆16May 11, 2020Updated 5 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆800Updated this week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 9 months ago
- ☆28Mar 31, 2025Updated 11 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆223Updated this week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆58Dec 3, 2025Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago