HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.
☆163Feb 2, 2026Updated 3 months ago
Alternatives and similar repositories for HaDes-V
Users that are interested in HaDes-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆98May 10, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆531May 10, 2026Updated last week
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15May 15, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆23Apr 24, 2026Updated 3 weeks ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,589Apr 15, 2026Updated last month
- SystemVerilog frontend for Yosys☆222Updated this week
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- RTLMeter benchmark suite☆31May 12, 2026Updated last week
- ☆17Feb 16, 2023Updated 3 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆223May 11, 2026Updated last week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 22, 2026Updated last month
- Minimalistic RV32I RISC-V Processor in System Verilog☆28Sep 19, 2023Updated 2 years ago
- ☆62Mar 31, 2025Updated last year
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆53Dec 2, 2025Updated 5 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆103Mar 23, 2026Updated 2 months ago
- Python library for operations with VCD and other digital wave files☆55Updated this week
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- An open-source custom cache generator.☆36Mar 14, 2024Updated 2 years ago
- FPGA examples on Google Colab☆29Feb 24, 2026Updated 2 months ago
- 3-stage RV32IMACZb* processor with debug☆1,052Apr 23, 2026Updated last month
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆86May 13, 2026Updated last week
- Waveform Viewer Extension for VScode☆338May 14, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 6 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆870Updated this week
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 11 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 6 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆259Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆64May 4, 2026Updated 2 weeks ago