HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.
☆190Feb 2, 2026Updated 8 months ago
Alternatives and similar repositories for HaDes-V
Users that are interested in HaDes-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆19Updated this week
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,859Sep 14, 2026Updated 3 weeks ago
- ☆33Jan 7, 2025Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆40Sep 28, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆642Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 2 weeks ago
- ☆48Updated this week
- Waveform Viewer Extension for VScode☆361Sep 30, 2026Updated last week
- wafer.space GF180MCU Run 1☆42Updated this week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆43Jul 10, 2026Updated 3 months ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆77Jun 5, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ASIC implementation flow infrastructure, successor to OpenLane☆578Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆285Updated this week
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Updated this week
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆845Updated this week
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Updated this week
- RTLMeter benchmark suite☆33Oct 4, 2026Updated last week
- ☆23Apr 24, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 3-stage RV32IMACZb* processor with debug☆1,122Aug 29, 2026Updated last month
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆39Jan 31, 2026Updated 8 months ago
- ☆68Mar 31, 2025Updated last year
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 4 years ago
- The SoC for the introduction to chip design course spring 2026☆20May 22, 2026Updated 4 months ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆128Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆304Oct 1, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆228Jun 5, 2026Updated 4 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Blender GDSII Importer with PDK Support☆140Sep 29, 2026Updated last week
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 4, 2026Updated last week
- An implementation of RISC-V☆54Jul 14, 2026Updated 2 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆71Sep 16, 2026Updated 3 weeks ago
- ☆17Feb 16, 2023Updated 3 years ago