tscheipel / HaDes-VLinks
HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.
☆51Updated 4 months ago
Alternatives and similar repositories for HaDes-V
Users that are interested in HaDes-V are comparing it to the libraries listed below
Sorting:
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- RISC-V Nox core☆62Updated 2 months ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- ☆93Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆80Updated 5 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- OSVVM Documentation☆34Updated 3 weeks ago
- Playing around with Formal Verification of Verilog and VHDL☆58Updated 4 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ☆25Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Introductory course into static timing analysis (STA).☆94Updated last month
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- ☆95Updated last year