HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.
☆185Feb 2, 2026Updated 7 months ago
Alternatives and similar repositories for HaDes-V
Users that are interested in HaDes-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,797Sep 14, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆40Aug 31, 2026Updated 3 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆628Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆145Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Jun 18, 2026Updated 3 months ago
- ☆44Updated this week
- Waveform Viewer Extension for VScode☆360Updated this week
- wafer.space GF180MCU Run 1☆41Apr 27, 2026Updated 4 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆43Jul 10, 2026Updated 2 months ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆75Jun 5, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ASIC implementation flow infrastructure, successor to OpenLane☆547Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆277Aug 30, 2026Updated 3 weeks ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Sep 9, 2026Updated last week
- CVA6 softcore contest☆24Jul 8, 2026Updated 2 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆830Updated this week
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Aug 28, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆33Updated this week
- ☆23Apr 24, 2026Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 3-stage RV32IMACZb* processor with debug☆1,110Aug 29, 2026Updated 3 weeks ago
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆38Jan 31, 2026Updated 7 months ago
- ☆66Mar 31, 2025Updated last year
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- The SoC for the introduction to chip design course spring 2026☆21May 22, 2026Updated 3 months ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆117Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆301Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆228Jun 5, 2026Updated 3 months ago
- SystemVerilog file list pruner☆19Updated this week
- Blender GDSII Importer with PDK Support☆140Sep 3, 2026Updated 2 weeks ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Sep 6, 2026Updated 2 weeks ago
- An implementation of RISC-V☆54Jul 14, 2026Updated 2 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆71Updated this week
- ☆17Feb 16, 2023Updated 3 years ago