abdelazeem201 / ASIC-Design-RoadmapLinks
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
☆352Updated last month
Alternatives and similar repositories for ASIC-Design-Roadmap
Users that are interested in ASIC-Design-Roadmap are comparing it to the libraries listed below
Sorting:
- 100 Days of RTL☆368Updated 10 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆255Updated 3 weeks ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆128Updated last year
- ☆111Updated last year
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆352Updated 6 months ago
- ☆77Updated 2 months ago
- ☆331Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆135Updated 3 years ago
- Awesome ASIC design verification☆307Updated 3 years ago
- ECE 3300 HDL Code☆46Updated 2 years ago
- lowRISC Style Guides☆438Updated 2 weeks ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆103Updated 4 years ago
- SystemVerilog Tutorial☆153Updated last month
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆14Updated 5 months ago
- A collection of great digital IC project/tutorial/website etc..☆114Updated 3 years ago
- Instructions & Assignments for COD Lab - UE22EC352A☆4Updated 7 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆533Updated last year
- Open source tools for IC design☆10Updated 6 months ago
- ☆160Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 4 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆159Updated 3 weeks ago
- Source code repo for UVM Tutorial for Candy Lovers☆189Updated 8 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆711Updated 7 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆546Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆353Updated last year
- ☆211Updated last week
- Verilog HDL files☆142Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year