abdelazeem201 / ASIC-Design-Roadmap
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
☆310Updated 6 months ago
Alternatives and similar repositories for ASIC-Design-Roadmap:
Users that are interested in ASIC-Design-Roadmap are comparing it to the libraries listed below
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆231Updated 7 months ago
- This repo provide an index of VLSI content creators and their materials☆145Updated 6 months ago
- 100 Days of RTL☆352Updated 6 months ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆305Updated 3 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆111Updated last year
- ☆63Updated last month
- ☆107Updated last year
- Awesome ASIC design verification☆286Updated 3 years ago
- lowRISC Style Guides☆397Updated 6 months ago
- ECE 3300 HDL Code☆44Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- ☆149Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆93Updated 7 months ago
- Reference examples and short projects using UVM Methodology☆259Updated 2 years ago
- The UVM written in Python☆410Updated 2 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆121Updated 7 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆67Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆636Updated 4 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- Instructions & Assignments for COD Lab - UE22EC352A☆4Updated 3 months ago
- SystemVerilog Tutorial☆132Updated this week
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- ☆314Updated last year
- training labs and examples☆414Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆34Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆107Updated 2 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆181Updated 7 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago