abdelazeem201 / ASIC-Design-Roadmap
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
☆328Updated 8 months ago
Alternatives and similar repositories for ASIC-Design-Roadmap
Users that are interested in ASIC-Design-Roadmap are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆245Updated 9 months ago
- 100 Days of RTL☆365Updated 9 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 3 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆120Updated last year
- ☆111Updated last year
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆327Updated 5 months ago
- Instructions & Assignments for COD Lab - UE22EC352A☆4Updated 6 months ago
- SystemVerilog Tutorial☆142Updated this week
- lowRISC Style Guides☆425Updated 8 months ago
- ☆73Updated 2 weeks ago
- ECE 3300 HDL Code☆45Updated 2 years ago
- ☆321Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆155Updated last month
- Verilog HDL files☆137Updated 11 months ago
- Awesome ASIC design verification☆295Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆127Updated 9 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆76Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆159Updated 6 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆484Updated last week
- The UVM written in Python☆424Updated last month
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆677Updated 6 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆530Updated 3 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆102Updated 9 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆335Updated last year
- ☆155Updated 2 years ago
- opensource EDA tool flor VLSI design☆32Updated last year