abdelazeem201 / ASIC-Design-RoadmapLinks
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
☆393Updated 2 months ago
Alternatives and similar repositories for ASIC-Design-Roadmap
Users that are interested in ASIC-Design-Roadmap are comparing it to the libraries listed below
Sorting:
- 100 Days of RTL☆392Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆268Updated 3 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆152Updated last year
- ☆115Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 8 months ago
- ECE 3300 HDL Code☆58Updated 2 years ago
- Verilog HDL files☆152Updated last year
- SystemVerilog Tutorial☆170Updated 4 months ago
- lowRISC Style Guides☆453Updated 3 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆93Updated 2 years ago
- Awesome ASIC design verification☆323Updated 3 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆39Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆19Updated 4 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 2 months ago
- The UVM written in Python☆450Updated 2 months ago
- Verilog/SystemVerilog Guide☆72Updated last year
- ☆343Updated 2 years ago
- opensource EDA tool flor VLSI design☆33Updated 2 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- training labs and examples☆432Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆374Updated last year
- ☆13Updated 11 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated last month
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆14Updated last year
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆554Updated 2 years ago
- ☆165Updated 3 years ago