The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
☆476Jul 18, 2025Updated 7 months ago
Alternatives and similar repositories for ASIC-Design-Roadmap
Users that are interested in ASIC-Design-Roadmap are comparing it to the libraries listed below
Sorting:
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆537Nov 30, 2024Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆299May 30, 2025Updated 9 months ago
- IC implementation of Systolic Array for TPU☆339Oct 21, 2024Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆108Feb 22, 2024Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆245Apr 10, 2023Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆138Oct 21, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Some useful documents of Synopsys☆96Nov 5, 2021Updated 4 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- ☆380Apr 13, 2023Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆25Feb 11, 2024Updated 2 years ago
- ECE 3300 HDL Code☆64Jan 21, 2023Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆122Nov 23, 2020Updated 5 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Jan 23, 2024Updated 2 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆40Dec 24, 2020Updated 5 years ago
- 100 Days of RTL☆409Aug 15, 2024Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆110Jul 9, 2023Updated 2 years ago
- ☆16Mar 27, 2024Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆181Jan 29, 2024Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- PCIE 5.0 Graduation project (Verification Team)☆102Jan 27, 2024Updated 2 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- Open source tools for IC design☆13Dec 12, 2024Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month
- ☆15May 23, 2024Updated last year
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- ☆15May 8, 2018Updated 7 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆177Aug 8, 2025Updated 6 months ago