abdelazeem201 / ASIC-Design-Roadmap
The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
☆315Updated 6 months ago
Alternatives and similar repositories for ASIC-Design-Roadmap:
Users that are interested in ASIC-Design-Roadmap are comparing it to the libraries listed below
- 100 Days of RTL☆356Updated 7 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆235Updated 8 months ago
- This repo provide an index of VLSI content creators and their materials☆146Updated 7 months ago
- ☆63Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆115Updated last year
- ECE 3300 HDL Code☆45Updated 2 years ago
- ☆106Updated last year
- Instructions & Assignments for COD Lab - UE22EC352A☆4Updated 4 months ago
- Awesome ASIC design verification☆289Updated 3 years ago
- lowRISC Style Guides☆402Updated 6 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 4 months ago
- ☆314Updated last year
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆310Updated 3 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆517Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆108Updated 2 years ago
- Reference examples and short projects using UVM Methodology☆260Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- AMBA bus lecture material☆414Updated 5 years ago
- A collection of great digital IC project/tutorial/website etc..☆104Updated 2 years ago
- The UVM written in Python☆415Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ☆27Updated 11 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆36Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆316Updated 10 months ago
- Common SystemVerilog components☆593Updated last week
- It contains a curated list of awesome RISC-V Resources.☆203Updated 2 months ago
- SystemVerilog Tutorial☆137Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last week