The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.
☆572Jul 18, 2025Updated last year
Alternatives and similar repositories for ASIC-Design-Roadmap
Users that are interested in ASIC-Design-Roadmap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆712May 31, 2026Updated 4 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆140Feb 22, 2024Updated 2 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆370May 30, 2025Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆53Dec 3, 2023Updated 2 years ago
- A roadmap for learning VLSI design using verilog and HDL☆31Nov 11, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Curriculum for a university course to teach chip design using open source EDA tools☆178Oct 21, 2023Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆97Sep 17, 2022Updated 4 years ago
- IC implementation of Systolic Array for TPU☆376Oct 21, 2024Updated last year
- This repo provide an index of VLSI content creators and their materials☆177Aug 21, 2024Updated 2 years ago
- ECE 3300 HDL Code☆63Jan 21, 2023Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆24Apr 15, 2021Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆58Jan 23, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- ☆415Apr 13, 2023Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆24Jul 7, 2021Updated 5 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆45Dec 24, 2020Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆131Jul 9, 2023Updated 3 years ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆290Updated this week
- Physical Design Flow from RTL to GDS using Opensource tools.☆140Nov 23, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Convolutional accelerator kernel, target ASIC & FPGA☆266Apr 10, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆631Jan 3, 2026Updated 9 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- ☆34Jun 5, 2026Updated 4 months ago
- ☆16Apr 8, 2023Updated 3 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆38Dec 30, 2022Updated 3 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆378Dec 2, 2025Updated 10 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- ☆13Sep 17, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- Open source tools for IC design☆18Aug 4, 2026Updated 2 months ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆43Sep 21, 2023Updated 3 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆587Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆200Aug 8, 2025Updated last year
- ☆120Aug 1, 2026Updated 2 months ago
- 100 Days of RTL☆428Aug 15, 2024Updated 2 years ago