Nuclei-Software / NMSIS
Nuclei Microcontroller Software Interface Standard Development Repo
☆63Updated last week
Related projects ⓘ
Alternatives and complementary repositories for NMSIS
- Nuclei RISC-V Software Development Kit☆125Updated this week
- The GNU MCU Eclipse RISC-V Embedded GCC☆75Updated 5 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆24Updated 2 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆90Updated 4 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆67Updated 3 years ago
- OpenXuantie - OpenE906 Core☆137Updated 4 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆86Updated 4 months ago
- OpenXuantie - OpenE902 Core☆137Updated 4 months ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆114Updated last year
- Nuclei Board Labs☆52Updated 10 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 4 months ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆109Updated 3 weeks ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆64Updated this week
- ☆73Updated 10 months ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆25Updated 10 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆143Updated 11 months ago
- 8051 core☆98Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆77Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- ☆35Updated 6 years ago
- systemc建模相关☆24Updated 10 years ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆22Updated last year
- 国产VU13P加速卡资料☆58Updated 6 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated last year
- QEMU libsystemctlm-soc co-simulation demos.☆131Updated 5 months ago