Nuclei Microcontroller Software Interface Standard Development Repo
☆89Jun 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for NMSIS
Users that are interested in NMSIS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nuclei RISC-V Software Development Kit☆165Jun 17, 2026Updated 2 weeks ago
- ☆19Jan 8, 2026Updated 5 months ago
- A thin API above SAMD peripherals that is uniform across SAMD21 and SAMD51☆18Jan 2, 2026Updated 5 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 8 months ago
- Nuclei Board Labs☆60Jan 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Nuclei RISC-V Linux Software Development Kit☆60May 14, 2026Updated last month
- Nuclei: development platform for PlatformIO☆16Mar 6, 2025Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆126Dec 22, 2022Updated 3 years ago
- Opensource toolchain for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips from Bouffalo Lab☆31Nov 22, 2024Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆102Feb 10, 2026Updated 4 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RV64GC Linux Capable RISC-V Core☆64Oct 20, 2025Updated 8 months ago
- ☆18Jul 26, 2024Updated last year
- RISC-V Integrated Matrix Development Repository☆25Jun 22, 2026Updated last week
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- TensorFlow Lite for BL602☆12Jun 22, 2021Updated 5 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- SAMD21G18A Sensor Board with Color Oled☆10Nov 30, 2017Updated 8 years ago
- This project is full functional implementation of wltoys v202 protocol,specified for rc cars A959, A969, A979 in micropython or esp32 i…☆11Sep 18, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆26Jun 21, 2019Updated 7 years ago
- Apache NFFS filesystem☆36May 15, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 3 months ago
- Simple peripheral library for CH55x microcontrolles☆16May 4, 2021Updated 5 years ago
- CMSIS Driver Implementations for the NXP LPC Microcontroller Series☆31Dec 3, 2021Updated 4 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- OpenSource HummingBird RISC-V Software Development Kit☆178Dec 5, 2023Updated 2 years ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Feb 1, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- example project for Longan Nano (GD32VF)☆86Feb 16, 2020Updated 6 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- FreeBSD IoT Project☆21Nov 23, 2023Updated 2 years ago