Nuclei Microcontroller Software Interface Standard Development Repo
☆83Dec 25, 2025Updated 2 months ago
Alternatives and similar repositories for NMSIS
Users that are interested in NMSIS are comparing it to the libraries listed below
Sorting:
- Nuclei RISC-V Software Development Kit☆157Feb 12, 2026Updated 2 weeks ago
- A thin API above SAMD peripherals that is uniform across SAMD21 and SAMD51☆18Jan 2, 2026Updated last month
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- Nuclei Board Labs☆59Jan 8, 2024Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Opensource toolchain for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips from Bouffalo Lab☆28Nov 22, 2024Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Jan 27, 2026Updated last month
- Andes DSP Library☆18Dec 15, 2025Updated 2 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Nuclei: development platform for PlatformIO☆15Mar 6, 2025Updated 11 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Cadence HiFi4 Neural Network (NN) Library☆56Oct 1, 2025Updated 5 months ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- Nuclei RISC-V Linux Software Development Kit☆55Jan 9, 2026Updated last month
- AES RoCC Accelerator☆10May 20, 2021Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- a generic JPEG image decompressor module.☆12Apr 16, 2021Updated 4 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- Apache NFFS filesystem☆36Jul 31, 2024Updated last year
- RV64GC Linux Capable RISC-V Core☆53Oct 20, 2025Updated 4 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated 2 weeks ago
- TensorFlow Lite for BL602☆12Jun 22, 2021Updated 4 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆125Dec 22, 2022Updated 3 years ago
- The directory to save the GD32VF103 relevant Boards' documents☆15Oct 31, 2020Updated 5 years ago
- GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.☆35Feb 5, 2026Updated 3 weeks ago
- Simple peripheral library for CH55x microcontrolles☆16May 4, 2021Updated 4 years ago
- ☆18Jul 26, 2024Updated last year
- SEGGER SystemView☆16Jun 20, 2025Updated 8 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- A StdPeriph Library for CH32F103 series MCU☆16Jul 17, 2022Updated 3 years ago
- FFTW is a C subroutine library for computing the discrete Fourier transform (DFT) in one or more dimensions, of arbitrary input size, and…☆16Sep 6, 2018Updated 7 years ago
- 蓝牙协议栈抽象层☆16Oct 14, 2021Updated 4 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 7 months ago