Nuclei-Software / NMSISLinks
Nuclei Microcontroller Software Interface Standard Development Repo
☆68Updated last week
Alternatives and similar repositories for NMSIS
Users that are interested in NMSIS are comparing it to the libraries listed below
Sorting:
- Nuclei RISC-V Software Development Kit☆138Updated last week
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- OpenXuantie - OpenE902 Core☆150Updated 11 months ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆29Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- A port of FreeRTOS for the RISC-V ISA☆76Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated 2 weeks ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆99Updated 2 months ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆123Updated 2 years ago
- Nuclei Board Labs☆60Updated last year
- ☆111Updated 3 weeks ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- ☆87Updated 3 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- systemc建模相关☆27Updated 11 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago