xiaoerlang0359 / E203plusLinks
upgrade to e203 (a risc-v core)
☆44Updated 4 years ago
Alternatives and similar repositories for E203plus
Users that are interested in E203plus are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆100Updated 5 years ago
- ☆67Updated 9 years ago
- AXI协议规范中文翻译版☆153Updated 3 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- ☆10Updated 5 years ago
- AXI DMA 32 / 64 bits☆115Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆36Updated 9 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆50Updated 11 months ago
- CPU Design Based on RISCV ISA☆117Updated last year
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Open IP in Hardware Description Language.☆24Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated 3 weeks ago
- IC Verification & SV Demo☆54Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI Interconnect☆50Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆24Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆78Updated 7 years ago
- FFT generator using Chisel☆61Updated 3 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- ☆56Updated 2 years ago