xiaoerlang0359 / E203plusLinks
upgrade to e203 (a risc-v core)
☆45Updated 5 years ago
Alternatives and similar repositories for E203plus
Users that are interested in E203plus are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆105Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- ☆72Updated 9 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆10Updated 5 years ago
- CPU Design Based on RISCV ISA☆123Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆63Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆183Updated 3 months ago
- IC Verification & SV Demo☆54Updated 4 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆38Updated 10 years ago
- ☆66Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆114Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Updated 5 years ago
- ☆38Updated 6 years ago
- 3×3脉动阵列乘法器☆48Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆228Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago