xiaoerlang0359 / E203plusLinks
upgrade to e203 (a risc-v core)
☆44Updated 5 years ago
Alternatives and similar repositories for E203plus
Users that are interested in E203plus are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆104Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- ☆69Updated 9 years ago
- ☆10Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- CPU Design Based on RISCV ISA☆122Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- ☆37Updated 10 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- ☆64Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆21Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- AXI Interconnect☆53Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago