Qingchuan-Ma / IC-designer
note about IC knowledge
☆9Updated 2 years ago
Alternatives and similar repositories for IC-designer:
Users that are interested in IC-designer are comparing it to the libraries listed below
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆65Updated 2 months ago
- ☆31Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆16Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆107Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆38Updated 4 years ago
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- 关于移植模型至gemmini的文档☆24Updated 2 years ago
- ☆63Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- ☆9Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- ☆14Updated last year
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆11Updated 8 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- A DNN Accelerator implemented with RTL.☆63Updated 3 months ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated last year